

PN532/C1

Near Field Communication (NFC) controller

Rev. 3.6 — 28 November 2017 115436

Product data sheet COMPANY PUBLIC

1. General description

The PN532 is a highly integrated transceiver module for contactless communication at 13.56 MHz based on the 80C51 microcontroller core. It supports 6 different operating modes:

- **•** ISO/IEC 14443A/MIFARE Reader/Writer
- **•** FeliCa Reader/Writer
- **•** ISO/IEC 14443B Reader/Writer
- **•** ISO/IEC 14443A/MIFARE Card MIFARE Classic 1K or MIFARE Classic 4K card emulation mode
- **•** FeliCa Card emulation
- **•** ISO/IEC 18092, ECMA 340 Peer-to-Peer

The PN532 implements a demodulator and decoder for signals from ISO/IEC 14443A/MIFARE compatible cards and transponders. The PN532 handles the complete ISO/IEC 14443A framing and error detection (Parity & CRC).

The PN532 supports MIFARE Classic 1K or MIFARE Classic 4K card emulation mode. The PN532 supports contactless communication using MIFARE Higher transfer speeds up to 424 kbit/s in both directions.

The PN532 can demodulate and decode FeliCa coded signals. The PN532 handles the FeliCa framing and error detection. The PN532 supports contactless communication using FeliCa Higher transfer speeds up to 424 kbit/s in both directions.

The PN532 supports layers 2 and 3 of the ISO/IEC 14443 B Reader/Writer communication scheme, except anticollision. This must be implemented in firmware as well as upper layers.

In card emulation mode, the PN532 is able to answer to a Reader/Writer command either according to the FeliCa or ISO/IEC 14443A/MIFARE card interface scheme. The PN532 generates the load modulation signals, either from its transmitter or from the LOADMOD pin driving an external active circuit. A complete secure card functionality is only possible in combination with a secure IC using the NFC-WI/S²C interface.

Compliant to ECMA 340 and ISO/IEC 18092 NFCIP-1 Passive and Active communication modes, the PN532 offers the possibility to communicate to another NFCIP-1 compliant device, at transfer speeds up to 424 kbit/s.The PN532 handles the complete NFCIP-1 framing and error detection.

The PN532 transceiver can be connected to an external antenna for Reader/Writer or Card/PICC modes, without any additional active component.

The PN532 supports the following host interfaces:

- **•** SPI
- \cdot $|^{2}C$
- **•** High Speed UART (HSU)

An embedded low-dropout voltage regulator allows the device to be connected directly to a battery. In addition, a power switch is included to supply power to a secure IC.

2. Features and benefits

- 80C51 microcontroller core with 40 KB ROM and 1 KB RAM
- **Highly integrated demodulator and decoder**
- Buffered output drivers to connect an antenna with minimum number of external components
- Integrated RF level detector
- Integrated data mode detector
- Supports ISO/IEC 14443A/MIFARE
- Supports ISO/IEC 14443B (Reader/Writer mode only)
- Typical operating distance in Reader/Writer mode for communication to ISO/IEC 14443A/MIFARE, ISO/IEC 14443B or FeliCa cards up to 50 mm depending on antenna size and tuning
- Typical operating distance in NFCIP-1 mode up to 50 mm depending on antenna size, tuning and power supply
- Typical operating distance in ISO/IEC 14443A/MIFARE or FeliCa card emulation mode of approximately 100 mm depending on antenna size, tuning and external field strength
- Supports MIFARE Classic 1K or MIFARE Classic 4K encryption in Reader/Writer mode and MIFARE higher transfer speed communication at 212 kbit/s and 424 kbit/s
- Supports contactless communication according to the FeliCa protocol at 212 kbit/s and 424 kbit/s
- Integrated RF interface for NFCIP-1 up to 424 kbit/s
- Possibility to communicate on the RF interface above 424 kbit/s using external analog components
- Supported host interfaces
	- ◆ SPI interface
	- \blacklozenge I²C interface
	- ◆ High-speed UART
- Dedicated host interrupts
- **Low power modes**
	- \blacklozenge Hard-Power-Down mode (1 µA typical)
	- \blacklozenge Soft-Power-Down mode (22 μ A typical)
- Automatic wake-up on ¹²C, HSU and SPI interfaces when device is in Power-down mode
- **Programmable timers**
- Crystal oscillator
- 2.7 to 5.5 V power supply operating range
- **Power switch for external secure companion chip**
- Dedicated IO ports for external device control
- Integrated antenna detector for production tests
- ECMA 373 NFC-WI interface to connect an external secure IC

3. Applications

- Mobile and portable devices
- Consumer applications

4. Quick reference data

[1] DV_{DD} , AV_{DD} and TV_{DD} must always be at the same supply voltage.

[2] The total current consumption depends on the firmware version (different internal IC clock speed)

[3] With an antenna tuned at 50 Ω at 13.56 MHz

[4] The antenna should be tuned not to exceed this current limit (the detuning effect when coupling with another device must be taken into account)

5. Ordering information

- [1] xx refers to the ROM code version. The ROM code functionalities are described in the User-Manual document. Each ROM code has its own User-Manual.
- [2] This NXP IC is licensed under Innovatron's ISO/IEC 14443 Type B patent license.
- [3] This is tested according the joint IPC/JEDEC standard J-STD-020C of July 2004.
- [4] Purchase of an NXP Semiconductors IC that complies with one of the NFC Standards (ISO/IEC18.092; ISO/IEC21.481) does not convey an implied license under any patent right on that standards.

6. Block diagram

7. Pinning information

7.1 Pinning

7.2 Pin description

Can be used as general purpose IO.

8. Functional description

8.1 80C51

The PN532 is controlled via an embedded 80C51 microcontroller core (for more details http://www.standardics.nxp.com/support/documents/microcontrollers/?scope=80C51). Its principle features are listed below:

- **•** 6-clock cycle CPU. One machine cycle comprises 6 clock cycles or states (S1 to S6). An instruction needs at least one machine cycle.
- **•** ROM interface
- **•** RAM interface to embedded IDATA and XRAM memories (see [Figure 4 on page 11\)](#page-10-0)
- **•** Peripheral interface (PIF)
- **•** Power control module to manage the CPU power consumption
- **•** Clock module to control CPU clock during Shutdown and Wake-up modes
- **•** Port module interface to configure I/O pads
- **•** Interrupt controller
- **•** Three timers
- **•** Debug UART

The block diagram describes the main blocks described in this 80C51 section.

8.1.1 PN532 memory map

The memory map of PN532 is composed of 2 main memory spaces: data memory and program memory. The following figure illustrates the structure.

8.1.2 Data memory

Data memory is itself divided into 2 spaces:

- **•** 384-byte IDATA with byte-wide addressing
	- **–** 258-byte RAM
	- **–** 128-byte SFR
- **•** 1 bank of 64 KB extended RAM (XRAM) with 2-byte-wide addressing

8.1.2.1 IDATA memory

The IDATA memory is mapped into 3 blocks, which are referred as Lower IDATA RAM, Upper IDATA RAM, and SFR. Addresses to these blocks are byte-wide, which implies an address space of only 256 bytes. However, 384 bytes can be addressed within IDATA memory through the use of direct and indirect address mechanisms.

- **•** Direct addressing: the operand is specified by an 8-bit address field in the instruction.
- **•** Indirect addressing: the instruction specifies a register where the address of the operand is stored.

For the range 80h to FFh, direct addressing will access the SFR space; indirect addressing accesses Upper IDATA RAM. For the range 0h0 to 7Fh, Lower IDATA RAM is accessed, regardless of addressing mode. This behavior is summarized in the table below:

Table 4. IDATA memory addressing

The SFRs and their addresses are described in the [Table 5](#page-12-0):

**PN532_C1 Product data sheet
COMPANY PUBLIC Product data sheet** PN532_C1

COMPANY PUBLIC

Table 5. SFR map of NFC controller

© NXP B.V. 2017. All rights reserved.

Near Field Communication (NFC) controller **Near Field Communication (NFC) controller**

PN532/C1

PN532/C1

8.1.2.2 XRAM memory

The XRAM memory is divided into 2 memory spaces:

- **•** 0000h to 5FFFh: reserved for addressing embedded RAM. For the PN532, only accesses between 0000h and 02FF are valid.
- **•** 6000h to 7FFFh: reserved for addressing embedded peripherals. This space is divided into 32 regions of 256 bytes each. Addressing can be performed using R0 or R1 and the XRAMP SFR.

The [Table 6](#page-13-0) depicts the mapping of internal peripherals into XRAM.

Table 6. Peripheral mapping into XRAM memory space

Base Address	End Address	Description
6000h	60FFh	Reserved.
6100h	61FFh	IOs and miscellaneous registers configuration Refer to Section 8.2 "General purpose IOs configurations" on page 38
6200h	62FFh	Power Clock and Reset controller Refer to Section 8.5.7 "PCR extension registers" on page 93
6300h	633Fh	Contactless Unit Interface Refer to Section 8.6 "Contactless Interface Unit (CIU)" on page 99
6340h	FFFFh	Reserved

XRAM is accessed via the dedicated MOVX instructions. There are two access modes:

- **•** 16-bit data pointer (DPTR): the full XRAM address space can be accessed.
- **•** paging mechanism: the upper address byte is stored in the SFR register XRAMP; the lower byte is stored in either R1 or R0.

The [Figure 5](#page-14-0) illustrates both mechanisms.

8.1.3 Program memory

PN532 program memory ranges from 0000h to 9FFFh, which is physically mapped to the 40 KB ROM.

8.1.4 PCON module

The Power Control (PCON) module is configured using the PCON SFR register.

8.1.5 Interrupt Controller

The interrupt controller has the following features:

- **•** 13 interrupt sources
- **•** Interrupt enable registers IE0 and IE1
- **•** Interrupt priority registers IP0 and IP1
- **•** Wake-up from Power-Down state

8.1.5.1 Interrupt vectors

The mapping between interrupt sources and interrupt vectors is shown in [Table 9](#page-15-0).

Table 9. Interrupt vector

COMPANY PUBLIC

8.1.5.2 Interrupt enable: IE0 and IE1 registers

Each interrupt source can be individually enabled or disabled by setting a bit in IE0 or IE1. In register IE0, a global interrupt enable bit can be set to logic 0 to disable all interrupts at once.

The 2 following tables describe IE0.

Table 11. Description of IE0 bits

The 2 following tables describe IE1.

Table 12. Interrupt controller IE1 register (SFR: address E8h) bit allocation

Table 13. Description of IE1 bits

8.1.5.3 Interrupt prioritization: IP0 and IP1 registers

Each interrupt source can be individually programmed to be one of two priority levels by setting or clearing a bit in the interrupt priority registers IP0 and IP1. If two interrupt requests of different priority levels are received simultaneously, the request with the high priority is serviced first. On the other hand, if the interrupts are of the same priority, precedence is resolved by comparing their respective conflict resolution levels (see [Table 9 on page 16](#page-15-0) for details). The processing of a low priority interrupt can be interrupted by one with a high priority.

A RETI (Return From Interrupt) instruction jumps to the address immediately succeeding the point at which the interrupt was serviced. The instruction found at the return address will be executed, prior to servicing any pending interrupts.

The 2 following tables describe IP0.

Table 15. Description of IP0 bits

The 2 following tables describe IP1.

Table 16. Interrupt controller IP1 register (SFR: address F8h) bit allocation

Table 17. Description of IP1 bits

8.1.5.4 General purpose IRQ control

The general purpose interrupts are controlled by register GPIRQ.

NOTE: this is not a standard feature of the 8051.

Table 18. GPIRQ register (address 6107h) bit allocation

Bit		6	5		3	2		0
Symbol	gpirq level P71	gpirq_ level P ₅₀	g pirq level P35	gpirq level P34	gpirq enable P71	gpirq enable P ₅₀	gpirq enable P35	gpirq enable P34
Reset	0							
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 19. Description of GPIRQ bits

[1] The bit IE1_7 of register IE1 (see [Table 13 on page 18](#page-17-0)) has also to be set to logic 1 to enable the corresponding CPU interrupt.

8.1.6 Timer0/1 description

Timer0/1 are general purpose timer/counters. Timer0/1 has the following functionality:

- **•** Configurable edge or level detection interrupts
- **•** Timer or counter operation
- **•** 4 timer/counter modes
- **•** Baud rate generation for Debug UART

Timer0/1 comprises two 16-bit timer/counters: Timer0 and Timer1. Both can be configured as either a timer or an event counter.

Each of the timers can operate in one of four modes:

- **•** Mode 0: 13-bit timer/counter
- **•** Mode 1: 16-bit timer/counter
- **•** Mode 2: 8-bit timer/counter with programmable preload value
- **•** Mode 3: two individual 8-bit timer/counters (Timer0 only)

In the 'timer' function, the timer/counter is incremented every machine cycle. The count rate is 1/6 of the CPU clock frequency (CPU CLK).

In the 'counter' function, the timer/counter is incremented in response to a 1-to-0 transition on the input pins P34 / SIC CLK (Timer0) or P35 (Timer1). In this mode, the external input is sampled during state S5 of every machine cycle. If the associated pin is at logic 1 for a machine cycle, followed by logic 0 on the next machine cycle, the count is incremented. The new count value appears in the timer/counter in state S3 of the machine cycle following the one in which the transition was detected. The maximum count rate is 1/12 of the CPU_CLK frequency. There are no restrictions on the duty cycle of the external input signal but to ensure that a given level is sampled at least once before it changes, it should be held for at least one full machine cycle.

The overflow output 't1_ovf' of Timer1 can be used as a baud rate generator for the Debug UART. The Timer1 interrupt should be disabled in this case. For most applications which drive the Debug UART, Timer1 is configured for 'timer' operation and in auto-reload mode.

8.1.6.1 Timer0/1 registers

The Timer0/1 module contains six Special Function Registers (SFRs) which can be accessed by the CPU.

Table 20. Timer0/1 Special Function registers list

The firmware performs a register read in state S5 and a register write in state S6. The hardware loads bits TF0 and TF1 of the register T01CON during state S2 and state S4 respectively. The hardware loads bits IE0 and IE1 of the register T01CON during state S1 and reset these bits during state S2. The registers T0L, T0H, T1L, T1H are updated by the hardware during states S1, S2, S3 and S4 respectively. At the end of a machine cycle, the firmware load has overridden the hardware load as the firmware writes in state S6.

Table 21. Timer0/1 SFR registers CPU state access

8.1.6.2 T01CON register

The register is used to control Timer0/1 and report its status.

Table 22. Timer0/1 T01CON register (SFR address 88h), bit allocation

Table 23. Description of Timer0/1 T01CON register bits

8.1.6.3 T01MOD register

This register is used to configure Timer0/1.

Table 24. Timer 0/1 T01MOD register (SFR address 89h), bit allocation

Table 25. Description of T01MOD bits Bit Symbol Description 7 GATE1 **Timer1 gate control.** Set by firmware only. When set to logic 1, Timer1 is enabled only when P33_INT1 is high and bit TR1 of register T01CON is set. When set to logic 0, Timer1 is enabled. 6 C/T1 **Timer1 timer/counter selector.** Set by firmware only. When set to logic 1, Timer1 is set to counter operation. When set to logic 0, Timer1 is set to timer operation. 5 to 4 M[11:10] **Timer1 mode.** Set by firmware only. • Mode 0: M11 = 0 and M10 = 0 **–** 8192 counter **–** T1L serves as a 5-bit prescaler • Mode 1: M11 = 0 and M10 = 1 **–** 16-bit timer/counter **–** T1H and T1L are cascaded • Mode 2: M11 = 1 and M10 = 0 **–** 8-bit auto-reload timer/counter. **–** T1H stores value to be reloaded into T1L each time T1L overflows. **•** Mode 3: M11 = 1 and M10 = 1 **–** Timer1 is stopped (count frozen).

Table 25. Description of T01MOD bits …continued

8.1.6.4 T0L and T0H registers

These are the actual timer/counter bytes for Timer0: T0L is the lower byte; T0H is the upper byte.

Table 26. Timer0/1 T0L register (SFR address 8Ah), bit allocation

Table 27. Description of T0L bits

Table 28. Timer0/1 T0H register (SFR address 8Ch), bit allocation

Table 29. Description of T0H bits

8.1.6.5 T1L and T1H registers

These are the actual timer/counter bytes for Timer1. T1L is the lower byte, T1H is the upper byte.

Table 31. Description of T1L bits

Table 32. Timer0/1 T1H register (SFR address 8Dh), bit allocation

Table 33. Description of T1H bits

8.1.6.6 Incrementer

The two 16-bit timer/counters are built around an 8-bit incrementer. The Timer0/1 are incremented in the CPU states S1 to S4; the overflow flags are set in CPU states S2 and S4.

- **•** CPU state S1: TOL is incremented if Timer0 is set to:
	- **–** timer operation
	- **–** counter operation and when a 1-to-0 transition is detected on P34 / SIC_CLK input.
- **•** CPU state S2: TOH is incremented if:
	- **–** T0L overflows. The overflow flag TF0 in register T01CON is updated.
- **•** CPU state S3: T1L is incremented if Timer1 is set to:
	- **–** timer operation or
	- **–** counter operation and when a 1-to-0 transition is detected on P35 input.
- **•** CPU state S4: T1H is incremented if:
	- **–** T1L overflows. The overflow flag TF1 in register T01CON is updated.

8.1.6.7 Overflow detection

For both the upper and lower bytes of the Timer0/1, an overflow is detected by comparing the incremented value of the most significant bit with its previous value. An overflow occurs when this bit changes from logic 1 to logic 0. An overflow event in the lower byte is clocked into a flip-flop and is used in the next state as the increment enable for the upper byte. An overflow event in the upper byte will set the corresponding overflow bit in the T01CON register to logic 1. The upper byte overflow is also clocked into a flip-flop to generate the output signals 't0_ovf' and 't1_ovf'.

The overflow flags TF0 and TF1, found in register T01CON, are loaded during states S2 and S4 respectively. The interrupt controller of the 80C51 scans all requests at state S2. Thus, an overflow of Timer0 or Timer1 is detected one machine cycle after it occurred. When the request is serviced, the interrupt routine sets the overflow flag to logic 0.

Execution of the interrupt routine starts on the fourth machine cycles following the timer overflow. When Timer0/1 receives the acknowledge from the CPU:

- **•** the overflow flag TF0 in register T01CON is set to logic 0
- **•** two machine cycles later, the overflow flag TF1 in register T01CON is set to logic 0

If during the same machine cycle, an overflow flag is set to logic 0 due to a CPU acknowledge and set to logic 1 due to an overflow, the set to logic 1 is the strongest.

8.1.7 Timer2 description

Timer2 supports a subset of the standard Timer2 found in the 8052 microcontroller. Timer2 can be configured into 2 functional modes via the T2CON and T2MOD registers:

- **•** Mode1: Auto-reload up/down counting
- **•** Mode2: Baud rate generation for Debug UART

Timer2 can operate either as a timer or as an event counter.

8.1.7.1 Timer2 registers

Timer2 contains six Special Function Registers (SFRs) which can be accessed by the CPU.

Table 34. Timer2 SFR register List

Timer2 registers can be written to by either hardware or firmware. If both the hardware and firmware attempt to update the registers T2H, T2L, RCAP2H or RCAP2L during the same machine cycle, the firmware write takes precedence. A firmware write occurs in state S6 of the machine cycle.

Each increment or decrement of Timer2 occurs in state S1 except when in baud rate generation mode and configured as a counter. In this mode, Timer2 increments on each clock cycle. When configured as a timer, Timer2 is incremented every machine cycle. Since a machine cycle consists of 6 clock periods, the count rate is 1/6 of the CPU clock frequency.

8.1.7.2 T2CON register

The register is used to control Timer2 and report its status.

Access R R/W R/W R/W R/W R/W R/W R/W

Table 35. Timer2 T2CON register (SFR address C8h) bit allocation

Table 36. Description of T2CON bits

8.1.7.3 T2MOD register

This Special Function Register is used to configure Timer2.

Table 37. Timer2 T2MOD register (SFR address C9h) bit allocation

Table 38. Description of TMOD bits

8.1.7.4 T2L, T2H registers

These are the actual timer/counter bytes. T2L is the lower byte, T2H the upper byte.

On the fly reading can give a wrong value since T2H can be changed after T2L is read and before T2H is read. This situation is indicated by flag T2RD in T2MOD.

These two 8-bit registers are always combined to operate as one 16-bit timer/counter.

Table 39. Timer2 T2L register (SFR address CCh) bit allocation

Bit					w			
Symbol	T2L.7	T2L.6	T ₂ L.5	T2L.4	T2L.3	T2L.2	T2L.	T2L.0
Reset								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 40. Description of T2L bits

Table 41. Timer2 T2H register (SFR address CDh) bit allocation

Table 42. Description of T2H bits

8.1.7.5 RCAP2L, RCAP2H registers

These are the reload bytes. In the reload mode the T2H/T2L counters are loaded with the values found in the RCAP2H/RCAP2L registers respectively.

Table 44. Description of RCAP2L bits

Table 45. Timer2 RCAP2H register (SFR address CBh) bit allocation

Table 46. Description of RCAP2H bits

8.1.8 Debug UART

The Debug UART is implemented to assist debug using UART_RX and UART_TX pins.

8.1.8.1 Feature list

The Debug UART has the following characteristics:

- **•** Full duplex serial port
- **•** Receive buffer to allow reception of a second byte while the first byte is being read out by the CPU
- **•** Four modes of operation which support 8-bit and 9-bit data transfer at various baud rates
- **•** Supports multi-processor communication
- **•** Baud rate can be controlled through Timer1 or Timer2 baud rate generator

8.1.8.2 Debug UART functional description

The serial port has a receive buffer: a second byte can be stored while the previous one is read out of the buffer by the CPU. However, if the first byte has still not been read by the time reception of the second byte is complete, one of the bytes will be lost.

The receive and transmit data registers of the serial port are both accessed by firmware via the Special Function Register S0BUF. Writing to S0BUF loads the transmit register; reading from S0BUF accesses a physically separate receive register.

The serial port can operate in 4 modes. These modes are selected by programming bits SM0 and SM1 in S0CON:

- **•** Mode 0:
	- **–** Serial data are received and transmitted through UART_RX. UART_TX outputs the shift clock. 8 bits are transmitted/received (LSB first)

Baud rate: fixed at 1/6 of the frequency of the CPU clock

- **•** Mode 1:
	- **–** 10 bits are transmitted through UART_TX or received through UART_RX: a start bit (0), 8 data bits (LSB first), and a stop bit (1)
	- **–** Receive: The received stop bit is stored into bit RB8 of register S0CON
	- **–** Baud rate: variable (depends on overflow of Timer1 or Timer2)
- **•** Mode 2:
	- **–** 11 bits are transmitted through UART_TX or received through UART_RX: start bit (0), 8 data bits (LSB first), a 9th data bit, and a stop bit (1)
	- **–** Transmit: the 9th data bit is taken from bit TB8 of S0CON. For example, the parity bit could be loaded into TB8.
	- **–** Receive: the 9th data bit is stored into RB8 of S0CON, while the stop bit is ignored
	- **–** Baud rate: programmable to either 1/16 or 1/32 the frequency of the CPU clock

- **•** Mode 3:
	- **–** 11 bits are transmitted through UART_TX or received through UART_RX: a start bit (0), 8 data bits (LSB first), a 9th data bit, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all aspects except the baud rate
	- **–** Transmit: as mode 2, the 9th data bit is taken from TB8 of S0CON
	- **–** Receive: as mode 2, the 9th data bit is stored into RB8 of S0CON
	- **–** Baud rate: depends on overflows of Timer1 or Timer2

The Debug UART initiates transmission and/or reception as follows.

- **•** Transmission is initiated, in modes 0, 1, 2, 3, by any instruction that uses S0BUF as destination
- **•** Reception is initiated, in mode 0, if RI and REN in S0CON are set to logic 0 and 1 respectively
- **•** Reception is initiated in modes 1, 2, 3 by the incoming start bit if REN in S0CON is set to a logic 1

The Debug UART contains 2 SFRs:

Table 47. Debug UART SFR register list

8.1.8.3 S0CON register

The Special Function Register S0CON is the control and status register of the Debug UART. This register contains the mode selection bits (SM2, SM1, SM0), the 9th data bit for transmit and receive (TB8 and RB8), and the serial port interrupt bits (TI and RI).

Table 48. Debug UART S0CON register (SFR: address 98h) bit allocation

Table 49. Description of S0CON bits

Table 49. Description of S0CON bits continued

[1] If SM2 is set to logic 1, loading RB8 can be blocked, see bit description of SM2 above.

[2] If SM2 is set to logic 1, setting RI can be blocked, see bit description of SM2 above.

[3] The bit IE0_4 of register IE0 (see [Table 13 on page 18\)](#page-17-0) has to be set to logic 1 to enable the corresponding CPU interrupt.

Remark: The S0CON register supports a locking mechanism to prevent firmware read-modify-write instructions to overwrite the contents while hardware is modifying the contents of the register.

Table 50. Debug UART modes

8.1.8.4 S0BUF register

This register is implemented twice. Writing to S0BUF writes to the transmit buffer. Reading from S0BUF reads from the receive buffer. Only hardware can read from the transmit buffer and write to the receive buffer.

Table 51. Debug UART S0BUF Register (SFR: address 99h) bit allocation

Table 52. Description of S0BUF bits

8.1.8.5 Mode 0 baud rate

In mode 0, the baud rate is derived from the CPU states signals and thus:

 $\frac{clk}{\epsilon}$ *6*

The next table lists the baud rates in Debug UART mode 0.

Table 53. Baud rates in mode 0

8.1.8.6 Mode 2 baud rate

In mode 2, the baud rate depends on the value of bit SMOD from the SFR register PCON.

Baud Rate using mode 2 (2)

$$
\frac{2^{SMOD}}{32} \times f_{clk}
$$

The next table lists the baud rates in Debug UART mode 2.

Table 54. Baud rates in mode 2

8.1.8.7 Mode 1 and 3 baud rates

In modes 1 and 3, the baud rates are determined by the rate of timer1 and timer2 overflow bits: 't1_ovf' and 't2_ovf'. The register bit TCLK0 from the register T2CON selects if 't1_ovf' or 't2_ovf' should be used as a source when transmitting. The register bit RCLK0 from the register T2CON selects if 't1_ovf' or 't2_ovf' should be used as a source when receiving. The timers interrupt should be disabled when used to define the Debug UART baud rates.

The data rate is also dependant on the value of the bit SMOD from the SFR register PCON.

If over1rate is the equivalent 't1_ovf' frequency and over2rate is the equivalent 't2_ovf' frequency then:

Baud rate in mode 1 and 3 when related to timer1 overflow (3)

$$
\frac{2^{SMOD}}{32} \cdot over1 rate
$$

See also [Section 8.1.8.8 "Baud rates using Timer1 \(Debug UART mode 1 and 3\)"](#page-35-0)

Baud rate in mode 1 and 3 when related to timer2 overflow (4)

1 *1*₁₆ · *over2rate*

See also [Section 8.1.8.9 "Baud rates using Timer2 \(Debug UART mode 1 and 3\)"](#page-37-1)

The next table shows the trigger select:

8.1.8.8 Baud rates using Timer1 (Debug UART mode 1 and 3)

The Timer1 interrupt should be disabled in this application. The Timer1 itself can be configured for either 'timer' or 'counter' operation, and in any of its 3 running modes. In the most typical applications, it is configured for 'timer' operation, in the auto-reload mode (Timer1 mode 2: high nibble of T01MOD = 0010b). In that case the baud rate is given by the formula:

Baud rate (5) **Baud rate** (5)

$$
\frac{2^{SMOD}}{32} \times \frac{f_{clk}}{6 \times (256 - TIH)}
$$
When rewriting this formula, the value for the Timer1 reload value T1H is calculated from the desired baud rate as follows:

Timer1 reload value T1H (6) (6)

$$
256 - \frac{2^{SMOD} \times f_{clk}}{32 \times 6 \times Baudrate}
$$

One can achieve very low baud rates with Timer1 by leaving the Timer1 interrupt enabled, and configuring the timer to run as a 16-bit timer (high nibble of $T01MOD = 0001b$), and using the Timer1 interrupt to do a 16-bit firmware reload. Note: the frequency $f_{c|k}$ is the internal microcontroller frequency. If there is no clock divider then $f_{\text{clk}} = f_{\text{osc}}$.

For details on programming Timer1 to function as baud rate generator for the Debug UART see [Section 8.1.6 "Timer0/1 description" on page 21](#page-20-0).

The next table lists the maximum baud rates for using mode 2 of Timer1.

Table 56. Maximum baud rates using mode 2 of Timer1

The next table shows commonly used baud rates using mode 2 of Timer1 and a CLK frequency of 27.12 MHz.

Table 57. Baud rates using mode 2 of Timer1 with $f_{CLK} = 27.12$ MHz

8.1.8.9 Baud rates using Timer2 (Debug UART mode 1 and 3)

Timer2 has a programming mode to function as baud rate generator for the Debug UART. In this mode the baud rate is given by formula:

Baud rate using Timer2 (7)

 $\frac{f_{clk}}{16 \times [65536 - (T2RCH, T2RCL)]}$

When rewriting this formula, the value for the Timer2 reload values T2RCH/L is calculated from the desired baud rate as follows:

Reload value T2RCH/L (8)

$$
65536 - \frac{f_{clk}}{16 \times Baudrate}
$$

For details on programming Timer2 to function as baud rate generator for the Debug UART (see [Section 8.1.7 "Timer2 description" on page 27](#page-26-0)).

Note: the frequency f_{clk} is the internal microcontroller frequency. If there is no clock divider then $f_{\text{clk}} = f_{\text{osc}}$.

The next table lists the maximum baud rates when using Timer2.

Table 58. Maximum baud rates using Timer2

8.2 General purpose IOs configurations

This chapter describes the different configurations for the IO pads:

P72, alternate function SCK

P71, alternate function MISO

P70_IRQ

P35

P34, alternate function SIC_CLK

P33_INT1

P32_INT0

P31, alternate function UART_TX

P30, alternate function UART_RX

Note that in Hard Power Down mode, these ports are disconnected from their supply rail.

For a given port x, there are three configuration registers:

PxCFGA[n] PxCFGB[n] Px[n]

where x is 3 or 7 and n is the bit index.

At maximum 4 different controllable modes can be supported. These modes are defined with the following bits:

- **•** PxCFGA[n]=0 and PxCFGB[n]=0: Open drain
- **•** PxCFGA[n]=1 and PxCFGB[n]=0: Quasi Bidirectional (Reset mode)
- **•** PxCFGA[n]=0 and PxCFGB[n]=1: input (High Impedance)
- **•** PxCFGA[n]=1 and PxCFGB[n]=1: Push/pull output

Px[n] is used to write or read the port value.

Here is the list of the registers used for these GPIO configuration

Name	Size [bytes]	SFR address	Description	Access
P3CFGA		FC _h	Port 3 configuration	R/W
P3CFGB		F _{Dh}	Port 3 configuration	R/W
P3		B0h	Port 3 value	R/W
P7CFGA		F4h	Port 7configuration	R/W
P7CFGB		F5h	Port 7 configuration	R/W
P7		F7h	Port 7 value	R/W

Table 59. Timer0/1 Special Function registers List

8.2.1 Pad configurations description

8.2.1.1 Open-drain

In open drain configuration, an external pull-up resistor is required to output or read a logic 1. When writing polarity Px[n] to logic 0, the GPIO pad is pulled down to logic 0. When writing polarity Px[n] to logic 1 the GPIO pad is in High Impedance.

8.2.1.2 Quasi Bidirectional

In Quasi Bidirectional configuration, e_p is driven to logic 1 for only one CPU_CLK period when writing Px[n]. During the t_{oushpull} time the pad drives a strong logic 1 at its output.

While zi (GPIO) is logic 1, the weak hold transistor (e hd) is ON, which implements a latch function. Because of the weaker nature of this hold transistor, the pad cell can now act as an input as well.

A third very weak pull-up transistor (e_pu) ensures that an high impedance input is read as logic 1. e_pu is clocked and is at logic 1 while Px[n] is at logic 1.

On a transition from logic 0 to logic 1 externally driven on GPIO pad, when the voltage on the pad is at the supply voltage divided by 2, zi goes to logic 1, the pull-up e_hd is ON. e_hd is an asynchronous signal.

The maximum currents that can be sourced by the e_pu transistor is 80 mA and 500 mA by e_hd transistor.

In input configuration, no pull up or hold resistor are internally connected to the pad.

8.2.1.4 Push-pull output

In push-pull output, the output pin drives a strong logic 0 or a logic 1 continuously. It is possible to read back the pin output value.

8.2.2 GPIO registers description

8.2.2.1 P7CFGA register

Table 60. P7CFGA register (SFR: address F4h) bit allocation

Table 61. Description of P7CFGA bits

Remark: When in Hard power down mode, the P72 to P70_IRQ pins are forced in quasi bidirectional mode. Referring to [Figure 7](#page-40-0), en_n = e_pu = "1", e_p = "0". And e_ hd = "1" if P7x pin value is "1" and e hd = "0" if P7x pin value is "0".

8.2.2.2 P7CFGB register

Table 62. P7CFGB register (SFR: address F5h) bit allocation

Table 63. Description of P7CFGB bits

Remark: When in Hard power down mode, the P72 to P70_IRQ pins are forced in quasi bidirectional mode. Referring to [Figure 7](#page-40-0), en_n = e_pu = "1", e_p = "0". And e_ hd = "1" if P7x pin value is "1" and e $hd = 0$ " if P7x pin value is "0".

8.2.2.3 P7 register

Table 64. P7 register (SFR: address F7h) bit allocation

Table 65. Description of P7 bits

8.2.2.4 P3CFGA register

Table 66. P3CFGA register (SFR: address FCh) bit allocation

Table 67. Description of P3CFGA bits

[1] When CPU_PD is set to logic 1(see <u>Table 7 on page 16),</u> for P32_INT0 and referring to <u>Section 8.2.1</u>, e_hd is forced to logic 1.

Remark: When in Hard power down mode, the P35 to P30 pins are forced in quasi bidirectional mode. Referring to $Figure 7$, $en_n = e_pu = 1$, $e_p = 0$. And $e_n = 1$ if P3x pin value is "1" and e hd = "0" if P3x pin value is "0".

8.2.2.5 P3CFGB register

Table 68. P3CFGB register (SFR: address FDh) bit allocation

Table 69. Description of P3CFGB bits

[1] When CPU_PD is set to logic 1(see [Table 7 on page 16](#page-15-0)), for P32_INT0 and referring to [Section 8.2.1](#page-39-0), e_hd is forced to logic 1.

Remark: When in Hard power down mode, the P35 to P30 pins are forced in quasi bidirectional mode. Referring to $Figure 7$, $en_n = e_pu = '1$ ", $e_p = '0$ ". And $e_h = '1$ " if P3x pin value is "1" and $e_h = 0$ " if P3x pin value is "0".

8.2.2.6 P3 register

Table 70. P3 register (SFR: address B0h) bit allocation

Table 71. Description of P3 bits

8.3 Host interfaces

PN532 must be able to support different kind of interfaces to communicate with the HOST. All the interfaces that have to be supported are exclusive.

- **•** SPI interface
- **•** I ²C interface: Standard and Fast modes
- **•** High Speed UART (HSU): supporting specific high baud rates

8.3.1 Multi-InterFace (MIF) description

The Multi-InterFace (MIF) manages the configuration of the host interface pins, supplied by PVDD, according to the selected links with the bits selif[1:0] of register Config_I0_I1 (see [Table 74 on page 49\)](#page-48-0):

The firmware must copy the value of the pads I0 and I1 to respectively selif[0] and selif[1].

8.3.1.1 MIF register

The Config I0_I1 register is used to select the host interface. It manages also the polarity of P33_INT1.

Table 74. Description of Config I0_I1 bits

8.3.1.2 Configuration modes of the host interface pins.

In I²C mode, P50 SCL and SDA are configured in Open Drain mode.

In HSU mode, HSU_RX is in input mode and HSU_TX is in push-pull mode.

In SPI mode, NSS, MOSI and SCK are in inputs mode. MISO is in push-pull mode.

8.3.2 I2C interface

It is recommended to refer the I2C standard for more information.

The I²C interface implements a Master/Slave I²C bus interface with integrated shift register, shift timing generation and Slave address recognition. I²C Standard mode (100 kHz SCLK) and Fast mode (400 kHz SCLK) are supported.

General Call +W is supported, not hardware General Call (GC +R).

The mains characteristics of the I²C module are:

- Support Master/Slave I²C bus
- **•** Standard and Fast mode supported
- **•** Wake-up of the PN532 on its own address
- **•** Wake-up on General Call +W (GC +W)

The I²C module is control through 5 registers:

Table 75. I2C register list

8.3.2.1 I2C functional description

The I²C interface may operate in any of the following four modes:

- **•** Master Transmitter
- **•** Master Receiver
- **•** Slave Receiver
- **•** Slave Transmitter

Two types of data transfers are possible on the I²C bus:

- **•** Data transfer from a Master transmitter to a Slave receiver. The first byte transmitted by the Master is the Slave address. Next follows a number of data bytes. The Slave returns an acknowledge bit after each received byte.
- **•** Data transfer from a Slave transmitter to a Master receiver. The first byte (the Slave address) is transmitted by the Master. The Slave then returns an acknowledge bit. Next follows the data bytes transmitted by the Slave to the Master. The Master returns an acknowledge bit after each received byte except the last byte. At the end of the last received byte, a "not acknowledge" is returned.

In a given application, the I²C interface may operate as a Master or as a Slave.

In the PN532, the I²C is typically configured as a Slave, because the host is Master.

In the Slave mode, the I^2C interface hardware looks for its own Slave address and the general call address. If one of these addresses is detected, an interrupt is requested. When the PN532 microcontroller wishes to become the bus Master, the hardware waits until the bus is free before the Master mode is entered so that a possible Slave action is not interrupted. If bus arbitration is lost in the Master mode, the ${}^{12}C$ interface switches to the Slave mode immediately and can detect its own Slave address in the same serial transfer.

8.3.2.2 Master transmitter mode

As a Master, the ¹²C logic will generate all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I2C bus will not be released.

¹²C data are output through SDA while P50_SCL outputs the serial clock. The first byte transmitted contains the Slave address of the receiving device (7-bit SLA) and the data direction bit. In this case the data direction bit (R/W) will be a logic '0' (W). I²C data are transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In the Master transmitter mode, a number of data bytes can be transmitted to the Slave receiver. Before the Master transmitter mode can be entered, I2CCON must be initialized with the ENS1 bit set to logic 1 and the STA, STO and SI bits set to logic 0. ENS1 must be set to logic 1 to enable the I²C interface. If the AA bit is set to logic 0, the I²C interface will not acknowledge its own Slave address or the general call address if they are present on the bus. This will prevent the I²C interface from entering a Slave mode.

The Master transmitter mode may now be entered by setting the STA bit. The I²C interface logic will then test the I^2C bus and generate a start condition as soon as the bus becomes free. When a START condition is transmitted, the serial interrupt flag (SI) is set to logic 1, and the status code in the status register ($l^2\text{CSTA}$) will be 08h. This status code must be used to vector to an interrupt service routine that loads I2CDAT with the Slave address and the data direction bit (SLA+W). The SI bit in I2CCON must then be set to logic 0 before the serial transfer can continue.

When the Slave address and the direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set to logic 1 again, and a number of status codes in I²CSTA are possible. The appropriate action to be taken for any of the status codes is detailed in [Table 80 on page 58.](#page-57-0) After a repeated start condition (state 10h), the I2C interface may switch to the Master receiver mode by loading I ²CDAT with SLA+R.

8.3.2.3 Master receiver mode

As a Master, the I²C logic will generate all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the I2C bus will not be released.

The first byte transmitted contains the Slave address of the transmitting device (7-bit SLA) and the data direction bit. In this case the data direction bit (R/W) will be logic 1 (R). I²C data are received via SDA while P50_SCL outputs the serial clock. I2C data are received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

In the Master receiver mode, a number of data bytes are received from a Slave transmitter. The transfer is initialized as in the Master transmitter mode. When the START condition has been transmitted, the interrupt service routine must load I2CDAT with the 7-bit Slave address and the data direction bit ($SLA+R$). The SI bit in I²CCON must then be set to logic 0 before the serial transfer can continue.

When the Slave address and the data direction bit have been transmitted and an acknowledgment bit has been received, the serial interrupt flag (SI) is set to logic 1 again, and a number of status codes are possible in 12 CSTA. The appropriate action to be taken for each of the status codes is detailed in [Table 81 on page 59](#page-58-0). After a repeated start condition (state 10h), the $I²C$ interface may switch to the Master transmitter mode by loading I2CDAT with SLA+W.

8.3.2.4 Slave receiver mode

²C data and the serial clock are received through SDA and P50_SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the Slave address and direction bit.

In the Slave receiver mode, a number of data bytes are received from a Master transmitter. To initiate the Slave receiver mode, I2CADR must be loaded with the 7-bit Slave address to which the $I²C$ interface will respond when addressed by a Master. Also the least significant bit of I²CADR should be set to logic 1 if the interface should respond to the general call address (00h). The control register, I²CCON, should be initialized with ENS1 and AA set to logic 1 and STA, STO, and SI set to logic 0 in order to enter the Slave receiver mode. Setting the AA bit will enable the logic to acknowledge its own Slave address or the general call address and ENS1 will enable the interface.

When I²CADR and I²CCON have been initialized, the I²C interface waits until it is addressed by its own Slave address followed by the data direction bit which must be '0' (W) for the I2C interface to operate in the Slave receiver mode. After its own Slave address and the W bit have been received, the serial interrupt flag (SI) is set to logic 1 and a valid status code can be read from I2CDAT. This status code should be used to vector to an interrupt service routine, and the appropriate action to be taken for each of the status codes is detailed in [Table 82 on page 60.](#page-59-0) The Slave receiver mode may also be entered if arbitration is lost while the I²C interface is in the Master mode.

If the AA bit is set to logic 0 during a transfer, the $12C$ interface will return a not acknowledge (logic 1) to SDA after the next received data byte. While AA is set to logic 0, the I2C interface does not respond to its own Slave address or a general call address. However, the I²C bus is still monitored and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate the I²C interface from the I2C bus.

8.3.2.5 Slave transmitter mode

The first byte is received and handled as in the Slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. I²C data are transmitted via SDA while the serial clock is input through P50_SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

In the Slave transmitter mode, a number of data bytes are transmitted to a Master receiver. Data transfer is initialized as in the Slave receiver mode. When I²CADR and $1²CCON$ have been initialized, the $1²C$ interface waits until it is addressed by its own Slave address followed by the data direction bit which must be '1' (R) for the I²C interface to operate in the Slave transmitter mode. After its own Slave address and the R bit have been received, the serial interrupt flag (SI) is set to logic 1 and a valid status code can be read from I2CSTA. This status code is used to vector to an interrupt service routine, and the appropriate action to be taken for each of these status codes is detailed in [Table 83 on](#page-61-0) [page 62](#page-61-0). The Slave transmitter mode may also be entered if arbitration is lost while the I ²C interface is in the Master mode.

If the AA bit is set to logic 0 during a transfer, the $12C$ interface will transmit the last byte of the transfer and enter state C0h or C8h. the I2C interface is switched to the not addressed Slave mode and will ignore the Master receiver if it continues the transfer. Thus the Master receiver receives all '1's as I²C data. While AA is set to logic 0, the I²C interface does not respond to its own Slave address or a general call address. However, the I2C bus is still monitored, and address recognition may be resumed at any time by setting AA. This means that the AA bit may be used to temporarily isolate the I²C interface from the I ²C bus.

8.3.2.6 I2C wake-up mode

The wake up block can only be used when I²C is configured as a Slave.

It is a dedicated circuitry, separated from the main $1²C$ peripheral which functionality is to wake-up the PN532 from Soft-Power-Down mode.

Before entering the Soft-Power-Down mode, the following actions must be taken:

- **•** Enable the block and select the wake-up conditions (see [Table 90 on page 65\)](#page-64-0).
- Enable the I²C wake-up event in the PCR (see [Table 143 on page 97\)](#page-96-0)

Once in Soft-Power-Down mode, the wake up block will monitor the I2C bus. If it recognizes its own address and the command type is valid (read only, write only, or both depending of settings in register i^2c wu control, see [Table 90 on page 65\)](#page-64-0), the wake up block will generate an acknowledge, stretch P50 SCL, configure the I²C interface in Slave Transmitter or Slave Receiver mode depending on the command. Finally, i²c_on is set to logic 1, which initiates the wake-up sequence (see [Section 8.5 "Power clock and reset](#page-89-0) [controller" on page 90](#page-89-0)).

When the microcontroller has been woken up, the firmware must identify the wake up source and must disable the wake up block (see [Table 90 on page 65](#page-64-0)) to use I²C. It is now the ²C peripheral which stretches P50 SCL.

To enable wake up on GC $+W$, the LSB bit of l^2 CADR should be set to logic 1 (see [Table 88 on page 65\)](#page-64-1). The wake-up block and the wake-up on a write command should be enabled before entering in Soft-Power-Down mode. When the wake up on GC +W condition is recognized, the behavior is the same as described above.

8.3.2.7 I2CCON register

The CPU can read from and write to this 8-bit SFR. Two bits are affected by the Serial IO (the I2C interface) hardware: the SI bit is set to logic 1 when a serial interrupt is requested, and the STO bit is set to logic 0 when a STOP condition is present on the I²C bus. The STO bit is also set to logic 0 when $ENS1 = '0'.$

Table 77. Description of I2CCON bits

Table 77. Description of I2CCON bits …continued

transmission.

Table 77. Description of I2CCON bits …continued

8.3.2.8 I2CSTA register

I²CSTA is an 8-bit read-only special function register. The three least significant bits are always at logic 0. The five most significant bits contain the status code. There are 26 possible status codes. When I2CSTA contains F8h, no relevant state information is available and no serial interrupt is requested. Reset initializes I²CSTA to F8h. All other $1²CSTA$ values correspond to defined $1²C$ interface states. When each of these states is entered, a serial interrupt is requested $(SI = '1')$, this can happen in any CPU cycle, and a valid status code will be present in I2CSTA. This status code will remain present in I2CSTA until SI is set to logic 0 by firmware.

Note that I²CSTA changes one CPU CLK clock cycle after SI changes, so the new status can be visible in the same machine cycle SI changes or possibly (in one out of six CPU states) the machine cycle after that. This should not be a problem since you should not read I2CSTA before either polling SI or entry of the interrupt handler (which in itself takes several machine cycles).

Table 78. I2CSTA register (SFR: address D9h) bit allocation

Table 79. Description of I2CSTA bits

Near Field Communication (NFC) controller **Near Field Communication (NFC) controller**

PN532/C1

PN532/C1

Table 80. I2C Master Transmitter Mode status code

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx $|z|$ **Table 80. I2C Master Transmitter Mode status code** …continued

Table 81. I2C Master Receiver Mode status codes

PN532/C1

PN532/C1

Rev. 3.6 — 28 November 2017

Rev. 3.6 — 28 November 2017
115436

COMPANY PUBLIC Product data sheet

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx $\frac{1}{2}$ **Table 81. I2C Master Receiver Mode status codes** …continued

Table 82. I2C Slave Receiver Mode status codes

COMPANY PUBLIC Product data sheet

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx **Table 82. I2C Slave Receiver Mode status codes** …continued

PN532/C1

COMPANY PUBLIC Product data sheet

Rev. 3.6 — 28 November 2017

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx 厚 **Table 82. I2C Slave Receiver Mode status codes** …continued

Table 83. I2C Slave Transmitter Mode status codes

PN532/C1

PN532/C1

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

COMPANY PUBLIC Product data sheet

Near Field Communication (NFC) controller **Near Field Communication (NFC) controller**

PN532/C1

PN532/C1

PN532 Table 83. I2C Slave Transmitter Mode status codes …continued PN532_C1**Status Status of the I2C Bus and**

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

Table 84. I2C Miscellaneous status codes

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

COMPANY PUBLIC Product data sheet

8.3.2.9 I2CDAT register

 $1²CDAT$ contains a byte of $1²C$ data to be transmitted or a byte which has just been received. The CPU can read from and write to this 8-bit SFR while it is not in the process of shifting a byte. This occurs when the $1²C$ interface is in a defined state and the serial interrupt flag SI is set to logic 1. Data in I2CDAT remains stable as long as SI is set to logic 1. The first bit to be transmitted is the MSB (bit 7), and, after a byte has been received, the first bit of received data is located at the MSB of I2CDAT. While data is being shifted out, data on the bus is simultaneously being shifted in; I2CDAT always contains the last data byte present on the bus. Thus, in the event of lost arbitration, the transition from Master Transmitter to Slave Receiver is made with the correct data in I2CDAT.

Table 85. I2CDAT register (SFR: address DAh) bit allocation

Table 86. Description of I2CDAT bits

I ²CDAT[7:0] and the ACK flag form a 9-bit shift register which shifts in or shifts out an 8-bit byte, followed by an acknowledge bit. The ACK flag is controlled by the I2C interface hardware and cannot be accessed by the CPU. I²C data are shifted through the ACK flag into I²CDAT on the rising edges of clock pulses on P50_SCL. When a byte has been shifted into I²CDAT, the I²C data are available in I²CDAT, and the acknowledge bit is returned by the control logic during the ninth clock pulse. I²C data are shifted out from I ²CDAT via a buffer on the falling edges of clock pulses on P50_SCL.

When the CPU writes to $1²CDAT$, the buffer is loaded with the contents of $1²CDAT[7]$ which is the first bit to be transmitted to the SDA line. After nine serial clock pulses, the eight bits in I2CDAT will have been transmitted to the SDA line, and the acknowledge bit will be present in ACK. Note that the eight transmitted bits are shifted back into I2CDAT.

8.3.2.10 I2CADR register

The CPU can read from and write to this 8-bit SFR. I²CADR is not affected by the I²C interface hardware. The content of this register is irrelevant when the I²C interface is in a Master mode. In the Slave modes, the seven most significant bits must be loaded with the microcontroller's own Slave address, and, if the least significant bit is set to logic 1, the general call address (00h) is recognized; otherwise it is ignored.

Table 87. I2CADR register (SFR: address DBh) bit allocation

Table 88. Description of I2CADR bits

8.3.2.11 I2C_wu_control register

The wake up block has to be enabled before the whole chip enters in Soft-Power-Down mode. The choice of the wake-up conditions is made within the register l^2C wu control. Read and Write conditions can be set together.

Table 89. I2C_wu_control register (address 610Ah) bit allocation

Table 90. Description of I2C_wu_control bits

8.3.3 FIFO manager

This block is designed to manage a RAM as a FIFO in order to optimize the data exchange between the CPU and the HOST.

8.3.3.1 FIFO manager functional description

The RAM used for the FIFO is shared between the SPI and HSU interfaces. Indeed, these interfaces cannot be used simultaneously. The selection of the interface used is done by firmware. The FIFO manager block is the common part between the SPI and the HSU interfaces. It consists of a Data register, a Status register and also some registers to define the characteristics of the FIFO. These registers are addressed by the CPU as SFRs.

The RAM used as a FIFO is divided into two part: a receive part and a transmit part.

This block also manages the possible conflicts existing around the FIFO between the CPU and the interfaces. Indeed, a request coming from the interface (TR_req or RCV req) can be simultaneous with a request to access to the data register coming from the CPU.

9 SFR registers are needed to manage the FIFO manager.

Table 91. Fifo manager SFR register list

8.3.3.2 RWL register

This register defines the warning level of the Receive FIFO for the CPU. It implies a FIFO buffer overflow.

Table 92. RWL register (SFR: address 9Ah) bit allocation

Table 93. Description of RWL bits

8.3.3.3 TWL register

This register defines the warning level of the Transmit FIFO for the CPU. It implies a FIFO buffer underflow.

Table 94. TWL register (SFR: address 9Bh) bit allocation

Table 95. Description of TWL bits

8.3.3.4 FIFOFS register

This register indicates the number of bytes that the CPU can still load into the FIFO until the Transmit FIFO is full.

Table 96. FIFOFS register (SFR: address 9Ch) bit allocation

Table 97. Description of FIFOFS register bits

8.3.3.5 FIFOFF register

This register indicates the number of bytes already received and loaded into the Receive FIFO.

Table 98. FIFOFF register (SFR: address 9Dh) bit allocation

Table 99. Description of FIFOFF bits

8.3.3.6 SFF register

The register bits are used to allow the CPU to monitor the status of the FIFO. The primary purpose is to detect completion of data transfers.

Table 101. Description of SFF bits

8.3.3.7 FIT register

The FIT register contains 6 read-write bits which are logically OR-ed to generate an interrupt going to the CPU.

Table 103. Description of FIT bits

8.3.3.8 FITEN register

The FITEN register enables or disables the interrupt requests to the CPU. It is also used to reset the content of the Receive and Transmit FIFO.

Table 105. Description of FITEN bits

8.3.3.9 FDATA register

The FDATA register is used to provide the transmitted and received data bytes. Each data written in the data register is pushed into the Transmit FIFO. Each data read from the data register is popped from the Receive FIFO.

Table 106. FDATA register (SFR: address A2h) bit allocation

Table 107. Description of FDATA bits

8.3.3.10 FSIZE register

This register defines the size of the Receive FIFO. The maximum size is 182 bytes. The free space not used by the Receive FIFO in the RAM will be allocated to Transmit FIFO.

Table 108. FSIZE register (SFR: address A3h) bit allocation

Table 109. Description of FSIZE bits

8.3.4 HIGH SPEED UART (HSU)

The High Speed UART (HSU) provides a high speed link to the host (up to 1.288 Mbit/s).

The HSU is a full duplex serial port. The serial port has a Receive-buffer: in conjunction with the FIFO manager, the reception of several bytes can be performed without strong CPU real time constraints. However, if the Receive FIFO still has not been read by the CPU, and the number of receive bytes is greater than the Receive FIFO size then the new incoming bytes will be lost.

The HSU receive and transmit data registers are both accessed by firmware in the FIFO manager FDATA register. Writing to FDATA loads the transmit register, reading from FDATA accesses the separate receive register.

The characteristics of the UART are the following:

- **•** Full duplex serial port
- **•** Receive buffer to allow reception of byte while the previous bytes are stored into the FIFO manager
- **•** 8-bit data transfers
- **•** Programmable baud rate generator using prescaler for transmission and reception
- **•** Based on 27.12 MHz clock frequency
- **•** Dedicated protocol preamble filter
- **•** Wake-up generator

The HSU contains 4 SFRs:

Table 110. HSU SFR register list

8.3.4.1 Mode of operation

The HSU supports only one operational mode, which has the following characteristics:

- **•** Start bit:
	- **–** Start bit is detected when a logic 0 is asserted on the HSU_RX line.
- **•** 8 data bits:
	- **–** The data bits are sent or received LSB first.
- **•** Stop bit:
	- **–** During reception, the Stop bit(s) is detected when all the data bits are received and when Stop bit(s) is sampled to logic 1. The number of Stop bits is programmable. It can be 1 or 2.
	- **–** During Transmission, after the complete data bit transmission, a variable number of Stop bit(s) is transmitted. This number is programmable from 1 to 4.

8.3.4.2 HSU Baud rate generator

To reach the high speed transfer rate, the HSU has it own baud rate generator. The baud rate generator comprises a prescaler and a counter. The prescaler is located before the counter. The purpose of the prescaler is to divide the frequency of the count signal to enlarge the range of the counter (at the cost of a lower resolution). The division factor of the prescaler is equal to 2 to the power HSU_PRE[8:0] ([Table 113 on page 77](#page-76-0)), resulting in division factors ranging from 1 (20) to 256 (28). The combination of these 2 blocks defines the bit duration and the bit sampling.

8.3.4.3 HSU preamble filter

Received characters are sent to the FIFO manager after three consecutive characters have been received: 00 00 FF. When the frame is finished, and before a new frame arrives, firmware shall write a logic 1 in the start_frame bit of the HSU_CTR register to re-activate the preamble filter. If firmware does not write a logic 1 then all characters of the frame are sent to the FIFO manager (including the preamble).

8.3.4.4 HSU wake-up generator

The wake-up generator is a 3-bit counter which counts on every rising edge of the HSU_RX pin. When the counter reaches 5, the hsu_on signal is set to logic 1 in order to wake up the PN532. This block is useful in Soft-Power-Down mode. The firmware shall reset this counter just before going in Soft-Power-Down by writing a logic 1 in the hsu_wu_en bit into the HSU_CTR register.

8.3.4.5 HSU_STA register

The SFR HSU STA is the status register of the HSU.

Table 111. HSU_STA register (SFR: address ABh) bit allocation

Table 112. Description of HSU_STA bits

8.3.4.6 HSU_CTR register

This register controls the configuration of the HSU.

Table 113. HSU_CTR register (SFR: address ACh) bit allocation

Table 114. Description of HSU_CTR bits

8.3.4.7 HSU_PRE register

This register is used to configure the baud rate generator prescaler.The prescaler enlarges the range of the counter (at the cost of a lower resolution). The division factor of the prescaler ranges from 1 (20) to 256 (28).

Table 115. HSU_PRE register (SFR: address ADh) bit allocation

Table 116. Description of HSU_PRE bits

8.3.4.8 HSU_CNT register

This register is used to configure the baud rate generator counter.

Table 117. HSU_CNT register (SFR: address AEh) bit allocation

Table 118. Description of HSU_CNT bits

Here is a table of recommendation for some data rates:

Table 119. Recommendation for HSU data rates

8.3.5 Serial Parallel Interface (SPI)

The SPI has the following features:

- **•** Compliant with Motorola de-facto Serial Peripheral Interface (SPI) standard
- **•** Synchronous, Serial, Half-Duplex communication, 5 MHz max
- **•** Slave configuration
- **•** 8 bits bus interface

Through the SPI interface, the host can either access the FIFO manager (acting as data buffer) or the SPI status register. This selection is made through the hereafter described protocol.

The SPI interface is managed by 2 SFRs.

Table 120. SPI SFR register list

8.3.5.1 Shift register pointer

Table 121. SPI operation

 A shift register is used to address the SPI interface. The value loaded in this register is either the first byte of the FIFO manager or the SPI status register.

The first byte received from the host will contain the address of the register to access (SPI status or FIFO manager FDATA) and also whether it is a SPI write or read. This character is managed by hardware.

The bits used to define these operations are the 2 LSBs of the first byte.

8.3.5.2 Protocol

Once the FIFO is full enough (see FIFO manager thresholds in [Table 91 on page 67\)](#page-66-0), the CPU sets bit READY in the SPI Status register to logic 1. Polling the SPI Status register, the host is informed of the READY flag and can start the data transfer.

The protocol used is based on:

- **•** ADDRESS / DATA protocol for status data exchanges
- **•** ADDRESS / DATA / DATA / DATA... for data transfers

An exchange starts on the falling edge of NSS and follows the diagram described below.

8.3.5.3 SPI status register read

There is in that case no read request going to the FIFO manager. The content of the status register is loaded in the SPI shift register.

8.3.5.4 FIFO manager read access

Bytes are loaded from the FIFO manager into the SPI shift register and sent back to the host.

Remark: for proper operation, the firmware should write an additional byte in the FIFO manager (FDATA). This byte will not be transmitted.

8.3.5.5 FIFO manager write access

MISO is maintained at logic 0. Once a byte is received, a write request is sent to the FIFO manager and the byte is loaded from SPI shift register into Receive FIFO of the FIFO manager.

8.3.5.6 SPIcontrol register

SPIcontrol register contains programmable bits used to control the function of the SPI block. This register has to be set prior to any data transfer.

Table 123. Description of SPIcontrol bits

Remark: The following figure explains how bits CPOL and CPHA can be used.

8.3.5.7 SPIstatus register

The SPIstatus register is byte addressable. It contains bits which are used to monitor the status of the SPI interface, including normal functions, and exception conditions. The primary purpose of this register is to detect completion of a data transfer. The remaining bits in this register are exception condition indicators.

Table 124. SPIstatus register (SFR: address AAh) bit allocation

Table 125. Description of SPIstatus bits

8.4 Power management

[Figure 19 "Power management scheme"](#page-83-0) depicts the internal and external power distribution management. Power is supplied to the PN532 via pins VBAT and PVDD. VBAT is driven by the battery and is used to supply the all blocks excluding the host interface. PVDD is connected to the host's power supply and powers the PN532's host interface. No specific sequencing is required between the two supply rails: VBAT can be present without PVDD and vice versa.

An internal low drop-out (LDO) voltage regulator generates DVDD and SVDD, which are used to supply the internal digital logic and the secure IC respectively. DVDD is also routed externally to supply AVDD (analog power) and TVDD (transmit power). DVDD, AVDD and TVDD must be separately decoupled.

When another host interface than SPI is used, the PN532 can be used with reduced functionalities; all functionalities, except those related to the PVDD supplied pins (like host interfaces) when:

 $PVDD < 0.4V$ 5.5V > VBAT > 2.7V 3.6V > RSTPD_N > VBAT * 0.65

8.4.1 Low drop-out voltage regulator

8.4.1.1 LDO block diagram

The regulator is used to reduce the VBAT voltage to the typical voltage rating of the PN532. It acts as a 3.0 V linear regulator with resistive feed-back, as long as the VBAT voltage is above 3.4 V. It is designed to cope with a maximum fluctuation of 400 mV on the VBAT line (due to voltage bursts exhibited by the battery).

If VBAT falls below 3.4 V, the output of the regulator tracks VBAT with a variable delta. It continues to reject any noise on the VBAT line via the use of an internal band-gap reference.

8.4.1.2 LDO with offset

The LDO generates DVDD. When RSTPD_N is high, and PVDD is above 1.6 V, this voltage is defined by:

- **•** VBAT > 3.4V: DVDD is fixed at 3V and bursts on VBAT up to 400 mV are suppressed.
- **•** 3.4V > VBAT > 2.5V: DVDD follows VBAT with an offset, which decreases with VBAT from 400mV at 3.4V to 0mV at 2.5V.
- **•** 2.5V > VBAT > 2.35V: DVDD=VBAT.
- **•** 2.35V > VBAT=DVDD and the PN532 is in reset.

When the PN532 is in Soft-Power-Down mode, bursts rejection is no longer present and the behavior then becomes:

8.4.1.3 LDO without offset

The LDO generates DVDD but any voltage fluctuation on VBAT is not compensated for. When RSTPD_N is high and PVDD is above 1.6 V, this voltage is defined by:

- **•** VBAT > 3.0V: DVDD = 3 V.
- **•** 3.0V > VBAT > 2.35V: DVDD = VBAT.
- **•** 2.35V > VBAT=DVDD and the PN532 is in reset.

When in Soft-Power-Down mode, the behavior is the same as that with offset. See [Figure 22 on page 86.](#page-85-0)

8.4.1.4 LDO overcurrent detection

The LDO integrates an overcurrent detector. When the current on VBAT exceeds a programmable threshold, an error bit is set. See [Table 126 on page 88](#page-87-0). If IE1_0 is set to logic 1 (see [Table 13 on page 18](#page-17-0)), an 80C51 interrupt will be asserted when an overcurrent is detected.

8.4.1.5 LDO register

Table 126. LDO register- (address 6109h) bit allocation

Table 127. Description of LDO bits

8.4.2 SVDD switch

The SVDD switch is used to control power to the secure IC. The switch is controlled by register Control switch rng (address 6106h). The switch is enabled with bit sic_switch_en. When disabled, the SVDD pin is tied to ground. A current limiter is incorporated into the switch. Current consumption exceeding 40 mA triggers the limiter and the status bit sic_switch_overload is set.

Register Control_switch_rng also controls the random generator within the Contactless Interface Unit (CIU).

Table 128. Control_switch_rng register (address 6106h) bit allocation

Table 129. Description of Control_switch_rng bits

8.5 Power clock and reset controller

The PCR controller is responsible for the clock generation, power management and reset mechanism within the PN532.

8.5.1 PCR block diagram

The block diagram shows the relationship between the PCR, other embedded blocks and external signals.

Table 130. PN532 clock source characteristics

PN532_C1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2017. All rights reserved.

8.5.2 27.12 MHz crystal oscillator

The 27.12 MHz clock applied to the PN532 is the time reference for the embedded microcontroller. Therefore stability of the clock frequency is an important factor for reliable operation. It is recommended to adopt the circuit shown in [Figure 24](#page-90-0).

8.5.3 Reset modes

The possible reset mechanisms are listed below:

• Supply rail variation

When DVDD falls below 2.4 V , the POR (Power-On-Reset) asserts an internal reset signal. The Power Sequencer disables all clocks. When DVDD rises above 2.4V, the POR deasserts the internal reset signal and the Power Sequencer starts the power-up sequence. Once the PN532 is out of reset, the RSTOUT N pin is driven high.

• Glitch on DVDD

When DVDD falls below 2.35 V for more than 1 ms, the POR asserts an internal reset signal. The power sequencer starts the Power-down sequence. The PN532 goes into reset and the RSTOUT_N signal is driven low.

• Hard Power Down mode (HPD)

When RSTPD N is set to logic 0, the PN532 goes into Hard Power Down (HPD) mode. The PN532 goes into reset and the RSTOUT N signal is driven low. The power consumption is at the minimum. DVDD is tied to ground and ports are disconnected from their supply rails.

When in Hard Power Down mode, the GPIO pins are forced in quasi bidirectional mode. Referring to [Figure 7 on page 41,](#page-40-0) en_n = e_pu = "1", e_p = "0". e_hd = "1" if GPIO pin value is "1" and e hd = "0" if GPIO pin value is "0".

8.5.4 Soft-Power-Down mode (SPD)

In order to initiate the Soft-Power-Down mode with minimal power consumption, the firmware should:

- **•** Configure I/Os to minimize power consumption. Be careful that for P32_INT0, referring to [Section 8.2.1 "Pad configurations description" on page 40,](#page-39-0) e hd is forced to logic 1.
- **•** Shut down unused functions
	- **–** Contactless Interface Unit with bit Power-down of SFR register D1h, see [Table 179](#page-145-0) [on page 146.](#page-145-0)
	- **–** Disable the SVDD switch, see [Table 129 on page 89](#page-88-0)
	- **–** Power down the RF level detector if RF wake up is not enabled, see [Table 287 on](#page-187-0) [page 188.](#page-187-0)
- **•** Enable relevant wake-up sources
- **•** Disable unwanted interrupts
- Assert bit CPU PD in register PCON, see [Table 7 on page 16](#page-15-0)

When bit CPU PD is set, all clocks are stopped and the LDO is put into Soft-Power-Down mode. Finally, the Power Sequencer goes into Stopped state.

8.5.5 Low power modes

There are 2 different low power modes.

- **•** Hard-Power-Down mode (HPD): controlled by the pin RSTPD_N. The PN532 goes into reset and power consumption is at a minimum, see [Section 8.5.3 "Reset modes".](#page-90-1)
- **•** Soft-Power-Down mode (SPD): controlled by firmware. See [Section 8.5.4](#page-91-0) ["Soft-Power-Down mode \(SPD\)"](#page-91-0) to optimize the power consumption in this mode.

Table 131. Current consumption in low power modes

8.5.6 Remote wake-up from SPD

The PN532 can be woken up from a Soft-Power-Down mode when an event occurs on one of the wake up sources, which has been enabled. There are eight wake-up sources:

- **•** P32_INT0
- **•** P33_INT1
- **•** RF field detected (RF_DETECT)
- **•** HSU wake-up (HSU_ON)
- I²C wake-up (I²C_ON)
- **•** SPI wake-up (SPI_ON)
- **•** NFC_WI counters
- **•** GPIRQ: P34, P35, P50_SCL, P71.

When one of these signals is asserted, if its corresponding enable bit is set (see Table 144 [on page 97\)](#page-96-0), the Power Sequencer starts the wake-up sequence. The wake up event can only be serviced if the Power Sequencer is in the Stopped state, which means the PN532 is fully entered in Soft-Power-Down mode.

[Figure 25](#page-92-0) illustrates the wake-up mechanism, using an event on P33_INT1 as an example. CPU CLK is active T1 after the falling edge of P33_INT1 and the PN532 is ready. T1 depends on the choice of crystal oscillator and its layout. For devices such as TAS-3225A, TAS-7 or KSS2F, T1 is a maximum of 2ms. Exit from the Power-down mode is signaled by CPU_PD going low one clock cycle later.

8.5.7 PCR extension registers

The PCR is controlled via several registers given in [Table 132](#page-92-1):

Table 132. PCR registers

PN532_C1 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2017. All rights reserved.

8.5.8 PCR register description

8.5.8.1 CFR register

The Clock Frequency Register is used to select the frequency of the CPU and its associated peripherals. The clock frequency can be changed dynamically by writing to this register at any time.

Table 133. PCR CFR register- (address 6200h) bit allocation

Table 134. Description of PCR CFR bits

8.5.8.2 CER register

The Clock Enable Register is used to enable or disable the clock of the HSU (frequency is fixed at 27.12 MHz). The clock can be switched on or off at any time.

Table 135. PCR CER register (address 6201h) bit allocation

Table 136. Description of PCR CER bits

8.5.8.3 ILR register

The Interrupt Level Register is used to program the level of the external interrupts. Firmware can write to this register at any time.

Table 138. Description of PCR ILR bits

8.5.8.4 PCR Control register

The Control register is used to perform a firmware reset and clear wake-up conditions in the Status register.

Table 139. PCR Control register (address 6203h) bit allocation

Table 140. Description of PCR Control bits

8.5.8.5 PCR Status register

The PCR Status register stores the state of the 8 wake-up events, reported within 7 flags.

Remark: The following status bits are not masked by the corresponding enable bit of the PCR Wakeupen register (see [Table 143\)](#page-96-1). But if not enabled, the event does not wake-up the PN532.

Remark: Be careful when handling the status register, not all the status events are latched. Therefore it be possible that the status register does not indicate any wake-up event when reading this register after wake-up.

Remark: There is no priority management. More than one wake-up event may be signalled in the register. Therefore it may not be possible to detect the source of the wake-up event by reading this register.

Table 141. PCR Status register (address 6204h) bit allocation

An event on a given wake-up condition is flagged by a logic 1 in the associated bit field.

Table 142. Description of PCR Status bits

[1] This wake-up event is latched. The firmware must set the status byte to logic 0 after reading it (by writing a logic 1 to bit clear_wakeup_cond in register PCR Control)

[2] If this wake-up event does not last up to the CPU clock is available, it will not be available within the status register; it is not latched when no CPU clock is available and it directly reflects the state of the event.

8.5.8.6 PCR Wakeupen register

Register Wakeupen allows the selection of different wake-up events.

Table 143. PCR Wakeupen register (address 6205h) bit allocation

Table 144. Description of PCR Wakeupen bits

Table 144. Description of PCR Wakeupen bits …continued

8.6 Contactless Interface Unit (CIU)

The PN532 CIU is a modem for contactless communication at 13.56 MHz. It supports 6 different operating modes

- **•** ISO/IEC 14443A/MIFARE Reader/Writer.
- **•** FeliCa Reader/Writer.
- **•** ISO/IEC 14443B Reader/Writer
- **•** ISO/IEC 14443A/MIFARE Card 1K or MIFARE 4K card emulation mode
- **•** FeliCa Card emulation
- **•** ISO/IEC 18092, ECMA 340 NFCIP-1 Peer-to-Peer

The CIU implements a demodulator and decoder for signals from ISO/IEC 14443A/MIFARE compatible cards and transponders. The CIU handles the complete ISO/IEC 14443A framing and error detection (Parity & CRC).

The CIU supports MIFARE Classic 1K or MIFARE Classic 4K card emulation mode. The CIU supports contactless communication using MIFARE Higher transfer speeds up to 424 kbit/s in both directions.

The CIU can demodulate and decode FeliCa coded signals. The CIU digital part handles the FeliCa framing and error detection. The CIU supports contactless communication using FeliCa Higher transfer speeds up to 424 kbit/s in both directions.

The CIU supports layers 2 and 3 of the ISO/IEC 14443 B Reader/Writer communication scheme, except anticollision which must be implemented in firmware as well as upper layers.

In card emulation mode, the CIU is able to answer to a Reader/Writer command either according to the FeliCa or ISO/IEC 14443A/MIFARE card interface scheme. The CIU generates the load modulation signals, either from its transmitter or from the LOADMOD pin driving an external active circuit. A complete secure card functionality is only possible in combination with a secure IC using the NFC-WI/S²C interface.

Compliant to ECMA 340 and ISO/IEC 18092 NFCIP-1 Passive and Active communication modes, the CIU offers the possibility to communicate to another NFCIP-1 compliant device, at transfer speeds up to 424 kbit/s.The CIU handles the complete NFCIP-1 framing and error detection.

The CIU transceiver can be connected to an external antenna for Reader/Writer or Card/PICC modes, without any additional active component.

8.6.1 Feature list

- **•** Frequently accessed registers placed in SFR space
- **•** Highly integrated analog circuitry to demodulate and decode received data
- **•** Buffered transmitter drivers to minimize external components to connect an antenna.
- **•** Integrated RF level detector
- **•** Integrated data mode detector
- **•** Typical operating distance of 50 mm in ISO/IEC 14443A/MIFARE or FeliCa in Reader/Writer mode depending on the antenna size, tuning and power supply
- **•** Typical operating distance of 50 mm in NFCIP-1 mode depending on the antenna size, tuning and power supply
- **•** Typical operating distance in ISO/IEC 14443A/MIFARE card or FeliCa card operation mode of about 100 mm depending on the antenna size, tuning and the external field strength
- **•** Supports MIFARE Classic 1K or MIFARE Classic 4K encryption in Reader/Writer mode
- **•** Supports MIFARE higher data rate at 212 kbit/s and 424 kbit/s
- **•** Supports contactless communication according to the FeliCa scheme at 212 kbit/s and 424 kbit/s
- Support of the NFC-WI/S²C interface
- **•** 64 byte send and receive FIFO-buffer
- **•** Programmable timer
- **•** CRC Co-processor
- **•** Internal self test and antenna presence detector
- **•** 2 interrupt sources
- **•** Adjustable parameters to optimize the transceiver performance according to the antenna characteristics

8.6.2 Simplified block diagram

The Analog Interface handles the modulation and demodulation of the analog signals according to the Card emulation mode, Reader/Writer mode and NFCIP-1 mode communication scheme.

The RF level detector detects the presence of an external RF-field delivered by the antenna to the RX pin.

The data mode detector detects a ISO/IEC 14443-A MIFARE, FeliCa or NFCIP-1 mode in order to prepare the internal receiver to demodulate signals, which are sent to the PN532.

The NFC-WI/S²C interface supports communication to secure IC. It also supports digital signals for transfer speeds above 424 kbit/s.

The CL UART handles the protocol requirements for the communication schemes in co-operation with the appropriate firmware. The FIFO buffer allows a convenient data transfer from the 80C51 to the CIU and vice versa.

8.6.3 Reader/Writer modes

All indicated modulation indices and modes in this chapter are system parameters. This means that beside the IC settings a suitable antenna tuning is required to achieve the optimal performance.

8.6.3.1 ISO/IEC 14443A Reader/Writer

The following diagram describes the communication on a physical level, the communication overview in the [Table 145](#page-101-0) describes the physical parameters.

Table 145. Communication overview for ISO/IEC 14443A/MIFARE Reader/Writer

The internal CRC co-processor calculates the CRC value according the data coding and framing defined in the ISO/IEC 14443A part 3, and handles parity generation internally according to the transfer speed.

With appropriate firmware, the PN532 can handle the complete ISO/IEC 14443A/MIFARE protocol.

8.6.3.2 FeliCa Reader/Writer

The following diagram describes the communication at the physical level. [Table 146](#page-103-0) describes the physical parameters.

Table 146. Communication overview for FeliCa Reader/Writer

With appropriate firmware, the PN532 can handle the FeliCa protocol.

The FeliCa Framing and coding must comply with the following table:

Table 147. FeliCa Framing and Coding

To enable the FeliCa communication a 6-byte preamble (00h, 00h, 00h, 00h, 00h, 00h) and 2-byte SYNC bytes (B2h, 4Dh) are sent to synchronize the receiver.

The following LEN byte indicates the length of the sent data bytes plus the LEN byte itself. The CRC calculation is done according to the FeliCa definitions with the MSB first.

To transmit data on the RF interface, the 80C51 has to send the LEN and data bytes to the CIU. The Preamble and SYNC bytes are generated by the CIU automatically and must not be written to the FIFO. The CIU performs internally the CRC calculation and adds the result to the frame.

The starting value for the CRC Polynomial is 2 null bytes: (00h), (00h)

Example of frame:

Table 148. FeliCa framing and coding

8.6.3.3 ISO/IEC 14443B Reader/Writer

The CIU supports layers 2 and 3 of the ISO/IEC 14443 B Reader/Writer communication scheme, except anticollision which must be implemented in firmware as well as upper layers.

The following diagram describes the communication at the physical level. [Table 149](#page-104-0) describes the physical parameters.

With appropriate firmware, the PN532 can handle the ISO/IEC 14443B protocol.

Table 149. Communication overview for ISO/IEC 14443B Reader/Writer

8.6.4 ISO/IEC 18092, ECMA 340 NFCIP-1 operating mode

A NFCIP-1 communication takes place between 2 devices:

- **•** Initiator: generates RF field at 13.56 MHz and starts the NFCIP-1 communication.
- **•** Target: responds to initiator command either in a load modulation scheme in Passive Communication mode or using a self generated and self modulated RF field for Active Communication mode.

The NFCIP-1 communication differentiates between Active and Passive communication modes.

- **•** Active Communication mode means both the initiator and the target are using their own RF field to transmit data
- **•** Passive Communication mode means that the Target answers to an Initiator command in a load modulation scheme. The Initiator is active in terms of generating the RF field.

In order to fully support the NFCIP-1 standard the PN532 supports the Active and Passive Communications mode at the transfer speeds 106 kbit/s, 212 kbit/s and 424 kbit/s as defined in the NFCIP-1 standard

With appropriate firmware, the PN532 can handle the NFCIP-1 protocol, for all communication modes and data rates, for both Initiator and Target.

8.6.4.1 ACTIVE Communication mode

Active Communication Mode means both the Initiator and the Target are using their own RF field to transmit data.

The following table gives an overview of the active communication modes:

8.6.4.2 PASSIVE Communication mode

Passive Communication Mode means that the target answers to an Initiator command in a load modulation scheme.

The following table gives an overview of the active communication modes:

8.6.4.3 NFCIP-1 framing and coding

The NFCIP-1 framing and coding in Active and Passive communication modes are defined in the NFCIP-1 standard: ISO/IEC 18092 or ECMA 340.

8.6.4.4 NFCIP-1 protocol support

The NFCIP-1 protocol is not completely described in this document. For detailed explanation of the protocol refer to the ISO/IEC 18092 / ECMA340 NFCIP-1 standard. However the datalink layer is according to the following policy:

- **•** Transaction includes initialization, anticollision methods and data transfer. This sequence must not be interrupted by another transaction.
- **•** Speed should not be changed during a data transfer

In order not to disturb current infrastructure based on 13.56 MHz general rules to start NFC communication are defined in the following way:

- **•** Per default NFCIP-1 device is in target mode, meaning its RF field is switched off.
- **•** The RF level detector is active.
- **•** Only if application requires the NFCIP-1 device shall switch to Initiator mode.
- **•** Initiator shall only switch on its RF field if no external RF field is detected by RF Level detector during a time of TIDT.
- **•** The initiator performs initialization according to the selected mode.

Product data sheet COMPANY PUBLIC

8.6.5 Card operating modes

The PN532 can be addressed like a FeliCa or ISO/IEC 14443A/MIFARE card. This means that the PN532 can generate an answer in a load modulation scheme according to the ISO/IEC 14443A/MIFARE or FeliCa interface description.

Remark: The PN532 does not support a secure storage of data. This has to be handled by a dedicated secure IC or a host. The secure IC is optional.

Remark: The PN532 can not be powered by the field in this mode and needs a power supply.

8.6.5.1 ISO/IEC 14443A/MIFARE card operating mode

With appropriate firmware, the PN532 can handle the ISO/IEC 14443A including the level 4, and the MIFARE protocols.

The following diagram describes the communication at the physical level. [Table 152](#page-109-0) describes the physical parameters.

8.6.5.2 FeliCa Card operating mode

With appropriate firmware, the PN532 can handle the FeliCa protocol.

The following diagram describes the communication at the physical level. [Table 153](#page-110-0) describes the physical parameters.

Table 153. Communication overview for FeliCa Card operating mode

8.6.6 Overall CIU block diagram

The PN532 supports different contactless communication modes. The CIU supports the internal 80C51 for the different selected communication schemes such as Card Operation mode, Reader/Writer Operating mode or NFCIP-1 mode up to 424 kbit/s. The CIU generates bit- and byte-oriented framing and handles error detection according to these different contactless protocols.

Higher transfer speeds up to 3.39 Mbit/s can be handled by the digital part of the CIU. To modulate and demodulate the data an external circuit has to be connected to the communication interface pins SIGIN/SIGOUT.

Remark: The size and tuning of the antenna have an important impact on the achievable operating distance.

8.6.7 Transmitter control

The signals delivered by the transmitter are on pins TX1 and pin TX2. The supply and grounds of the transmitter drivers are TVDD, TVSS1 and TVSS2.

The signals delivered are the 13.56 MHz energy carrier modulated by an envelope signal. It can be used to drive an antenna directly, using a few passive components for matching and filtering, see [Section 13 "Application information" on page 212](#page-211-0). The signals on TX1 and TX2 can be configured by the register CIU TxControl, see [Table 212 on page 160](#page-159-0).

The modulation index can be set by adjusting the impedance of the drivers. The impedance of the p-driver can be configured by the registers CIU_CWGsP and CIU_ModGsP. The impedance of the n-driver can be configured by the registers CIU_GsNOn and CIU_GsNOff. Furthermore, the modulation index depends on the antenna design and tuning.

Remark: It is recommended to use a modulation index in the range of 8% for the FeliCa and NFCIP-1 communication scheme at 212 and 424 kbit/s.

The registers CIU_TxMode and CIU_TxAuto control the data rate and framing during the transmission and the setting of the antenna driver to support the different requirements at the different modes and transfer speeds.

In the following tables, these abbreviations are used:

- **•** RF: 13. 56 MHz clock derived from 27.12 MHz quartz divided by 2
- **•** RF_n: inverted 13.56 MHz clock
- **•** GsPMos: Conductance of the transmitter PMOS
- **•** GsNMos: Conductance of the transmitter NMOS
- **•** CWGsP: PMOS conductance value for Continuous Wave (see [Table 249 on](#page-176-0) [page 177\)](#page-176-0)
- **•** ModGsP: refers to ModGsP[5:0], PMOS conductance value for Modulation (see [Table 250 on page 177\)](#page-176-1)
- **•** CWGsNOn: refers to CWGsP[5:0], NMOS conductance value for Continuous Wave (see [Table 247 on page 176\)](#page-175-0)
- **•** ModGsNOn: NMOS conductance value for Modulation when generating RF field (see [Table 247 on page 176\)](#page-175-0)
- **•** CWGsNOff: NMOS conductance value for Continuous Wave when no RF is generated by the PN532 itself (see [Table 239 on page 172](#page-171-0))
- **•** ModGsNOff: NMOS conductance value for modulation when load Modulation (see [Table 239 on page 172\)](#page-171-0)

Remark: If only 1 driver is switched on, the values for ModGsNOn and CWGsNOn are used for both drivers.

Table 154. Settings for TX1

Table 155. Settings for TX2

PN532/C1

PN532/C1

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

Table 155. Settings for TX2 …continued

COMPANY PUBLIC Product data sheet

© NXP B.V. 2017. All rights reserved.

PN532/C1

8.6.8 RF level detector

The RF level detector is integrated to fulfill NFCIP-1 protocol requirements (e.g. RF collision avoidance).

Furthermore the RF level detector can be used to wake up the PN532 and to generate an interrupt.

The sensitivity of the RF level detector is adjustable in a 4-bit range using the bits RFLevel in register CIU_RFCfg (see [Table 245 on page 175\)](#page-174-0). The sensitivity itself depends on the antenna configuration and tuning.

Possible sensitivity levels at the RX pin are listed below:

Table 156. Setting of the RF level detector

[1] Due to noise, it is recommended not to use this setting to avoid misleading results.

To increase the sensitivity of the RF level detector an amplifier can be activated by setting the bit RFLevelAmp in register CIU RFCfg to logic 1 (see [Table 245 on page 175](#page-174-0)).

Remark: With typical antenna, lower sensitivity levels without the additional amplifier set (below 1000b) can provoke misleading results because of intrinsic noise in the environment.

Remark: For the same reasons than above, it is recommended to use the RFLevelAmp only with upper RF level settings (above 1001b).

Remark: During the CIU Power-down mode the additional amplifier of the RF level detector is automatically switched off to ensure that the power consumption is minimal.

8.6.9 Antenna presence self test

The goal of the Antenna Presence Self Test is to facilitate at assembly phase the detection of the absence of the antenna and/or antenna matching components. Such a detection is done by mean of measuring the current consumption.

Therefore the functionality is guaranteed within a restricted temperature and supply voltage range:

- **•** VBAT voltage is above 5 V
- Ambient temperature is between 0 and 40 °C

8.6.9.1 Principle

The principle is explained with typical antenna tuning and matching components.

The testing operation can be managed via a dedicated register [Table 158 on page 118](#page-117-0) and requires the transmitter to be activated. When activated by asserting bit 0, the detector will monitor the current consumption through the internal low dropout voltage regulator. Any violation to the current limits will be reported via bits 7 and 6 of the register.

Several levels of detection can be programmed through the register to offer a large panel of compatibility to different type of antennas. The high current threshold can be programmed from 40 mA to 150 mA with 15 mA steps (total current consumption of the IC). The low current threshold can be programmed from 5mA to 35 mA with 10 mA step (total current consumption of the IC).

There is no dedicated pin for the output of the detector. The result of the detection is to be read out from the antenna test register.

- **•** Cases 1 and 2: If the antenna and/or the tuning network are not connected, the TVDD current is higher than the nominal one. The antenna detector detects this higher consumption and the andet up bit in andet control register is set to high
- **•** Case 3: If the EMC filter is not correctly connected, the current within TVDD is lower than the nominal one. The antenna detector detects this lower consumption and the andet_bot bit in andet_control register is set to high.

To have this functionality working properly it is needed to have the transmitter generating some RF in the antenna.

8.6.9.2 Antenna presence detector register

Table 157. andet_control register (address 610Ch) bit allocation

Table 158. Description of andet_control bits

8.6.10 Random generator

The random generator is used to generate various random number needed for the NFCIP-1 protocol, as well as for MIFARE security.

It can also be used for test purpose, by generating random data through the field.

Table 159. Data_rng register (address 6105h) bit allocation

Bit		о			w			
Symbol	data rng							
Reset								
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Table 160. Description of Data_rng bits

The Control_switch_rng register can also be used to control the behavior of the SVDD switch.

Table 161. Control_switch_rng register (address 6106h) bit allocation

Table 162. Description of Control_switch_rng bits

Product data sheet COMPANY PUBLIC

Table 162. Description of Control_switch_rng bits …continued

8.6.11 Data mode detector

The data mode detector is able to detect received signals according to the ISO/IEC 14443A/MIFARE, FeliCa or NFCIP-1 schemes and the standard baud rates for 106 kbit/s, 212 kbit/s and 424 kbit/s in order to prepare the internal receiver in a fast and convenient way for further data processing.

The data mode detector can only be activated by the AutoColl command (see [Section](#page-136-0) [8.6.20.12 "AutoColl command" on page 137\)](#page-136-0). The mode detector is reset, when no external RF field is detected by the RF level detector.

The data mode detector could be switched off during the Autocoll command by setting the bit ModeDetOff in the register Mode to logic 1 (see [Table 207 on page 157\)](#page-156-0).

8.6.12 Serial data switch

Two main blocks are implemented in the CIU. A digital block comprising state machines, coder and decoder logic and an analog block with the modulator and antenna drivers, receiver and amplifier. The Serial Data Switch is the interface between these two blocks.

The Serial Data Switch can route the interfacing signals to the pins SIGIN and SIGOUT.

SIGOUT and SIGIN are mainly used to enable the NFC-WI/S²C interface in the secure IC to emulate card functionality with the PN532. SIGIN is capable of processing a digital signal on transfer speeds above 424 kbit/s. SIGOUT pin can also provide a digital signal that can be used with an additional external circuit to generate transfer speeds at 106 kbit/s, 212 kbit/s, 424 kbit/s and above.

Load modulation is usually performed internally by the CIU, via TX1 and TX2. However, it is possible to use LOADMOD to drive an external circuitry performing load modulation at the antenna (see optional circuitry of [Figure 51 on page 212](#page-211-1)).

The Serial Data Switch is controlled by the registers CIU TxSel (see Table 217 on [page 162\)](#page-161-0) and CIU RxSel (see [Table 219 on page 163](#page-162-0)).

8.6.12.1 Serial data switch for driver and loadmod

The following figure shows the serial data switch for pins TX1 and TX2.

SIGIN is in general only used for secure IC communication. If TxMix is set to logic 1 (see [Table 217 on page 162\)](#page-161-0), the driver pins are simultaneously controlled by SIGIN and the internal coder.

The following figure shows the serial data switch for the LOADMOD pin.

8.6.13 NFC-WI/S2C interface support

The NFC-WI/S²C provides the possibility to directly connect a secure IC to the PN532 in order to act as a contactless smart card IC via the PN532. The interfacing signals can be routed to the pins SIGIN and SIGOUT. SIGIN can receive either a digital FeliCa or digital ISO/IEC 14443A signal sent by the secure IC. The SIGOUT pin can provide a digital signal and a clock to communicate to the secure IC. A secure IC can be a smart card IC provided by NXP Semiconductors.

The PN532 generates the supply SVDD to the secure IC. The pins SIGIN and SIGOUT are referred to this supply, as well as pin P34 / SIC_CLK, which can be used as an extra pin for the connection to a secure IC.

The following figure outlines the supported communication flows via the PN532 to the secure core IC.

Configured in the Wired Card mode the host controller can directly communicate to the secure IC via SIGIN/SIGOUT. In this mode the PN532 generates the RF clock and performs the communication on the SIGOUT line. To enable the Wired Card mode the clock has to be derived by the internal oscillator of the PN532 (see bits sic_clock_sel in [Table 265 on page 181.](#page-180-0))

Configured in Card emulation mode the secure IC can act as contactless smart card IC via the PN532. In this mode the signal on the SIGOUT line is provided by the RF field of the external Reader/Writer. To enable the Virtual Card mode the clock derived by the external RF field has to be used.

The configuration of the NFC-WI/S2C interface differs for the FeliCa and MIFARE scheme as outlined in the following chapters.

8.6.13.1 Signal shape for FeliCa NFC-WI/S2C interface support

The FeliCa secure IC is connected to the PN532 via the pins SIGOUT and SIGIN.

The signal at SIGOUT contains the information of the 13.56 MHz clock and the digitized demodulated signal. The clock and the demodulated signal are combined by using the logical function exclusive OR; XOR.

To ensure that this signal is free of spikes, the demodulated signal is digitally filtered first. The time delay for the digital filtering is in the range of one bit length. The demodulated signal changes only at a positive edge of the clock.

The register CIU TxSel (see [Table 217 on page 162](#page-161-0)) controls the setting at SIGOUT

Remark: The PN532 differs from the ECMA 373 specification, by the fact that when in FeliCa card emulation mode, the PN532 does send preamble bytes at 212kbps on SIGOUT as soon as the PN532 detects RF field.

Remark: In FeliCa card emulation mode, when the PN532 mode detector is activated, the data sent on SIGOUT are clocked at the received data rate only after the SYNC bytes are received. If per default the FeliCa card emulation mode is expected at 212kpbs, the 424kbps may need specific implementation at application level: the PN532 will sent beginning of first received frame (preamble+SYNC bytes) at 212kbps.

Remark: To properly work in FeliCa wired card mode, the SIGIN signal generated by the FeliCa secure element must be synchronous with the received SIGOUT bit clock, and the bit RCVOFF in the register 6331h (or SFR register D1h) must be set to logic level 1. The phase relationship of the SIGIN and SIGOUT bit clocks must respect a modulo[4] 13.56MHz clock cycles.

The response from the FeliCa secure IC is transferred from SIGIN directly to the antenna driver. The modulation is done according to the register setting of the antenna drivers.

The 13.56MHz clock can be switched to P34 / SIC_CLK (see sic_clk_p34_en bit in [Table 177 on page 145\)](#page-144-0).

Remark: The signal on antenna is shown in principle only. This signal is sinusoidal. The clock for SIGIN is the same as the clock for SIGOUT.

8.6.13.2 Signal shape for ISO/IEC14443A and MIFARE NFC-WI/S2C support

The secure IC, e.g. the SmartMX is connected to the PN532 via the pins SIGOUT, SIGIN and P34 / SIC_CLK.

The signal at SIGOUT is a digital 13.56 MHz Miller coded signal between PVSS and SVDD. It is either derived from the external 13.56 MHz carrier signal when in Virtual Card Mode or internally generated when in Wired Card mode.

The register CIU TxSel controls the setting at SIGOUT.

Note: The clock settings for the Wired Card mode and the Virtual Card mode differ. Refer to the description of the bit SicClockSel in register CIU_TestSel1.

The signal at SIGIN is a digital Manchester coded signal compliant with ISO/IEC 14443A with a subcarrier frequency of 847.5 kHz generated by the secure IC.

8.6.13.3 NFC-WI/S2C initiator mode

The PN532 includes 2 counters of 127 and 31, with digital filtering, to enable activation from the secure IC (ACT_REQ_Si), or the command to go from data to command mode (ESC_REQ).

Table 164. Description of NFC_WI_control bits

8.6.14 Hardware support for FeliCa and NFC polling

8.6.14.1 Polling sequence functionality for initiator

- 1. Timer: The CIU has a timer, which can be programmed to generate an interrupt at the end of each timeslot, or if required at the end of the last timeslot only.
- 2. The receiver can be configured to receive frames continuously. The receiver is ready to receive immediately after the last frame has been transmitted. This mode is activated by setting to logic 1 the bit RxMultiple in the register CIU_RxMode. It has to be set to logic 0 by firmware.
- 3. The CIU adds one byte at the end of every received frame, before it is transferred into the FIFO buffer. This byte indicates whether the received frame is correct (see register Err). The first byte of each frame contains the length byte of the frame.
- 4. The length of one frame is 18 or 20 bytes (+1 byte error Info). The size of the FIFO is 64 bytes. This means 3 frames can be stored in the FIFO at the same time. If more than 3 frames are expected, the 80C51 has to read out data from the FIFO, before the FIFO is filled completely. In the case that the FIFO overflows, data is lost. (See error flag BufferOvfl).

8.6.14.2 Polling sequence functionality for target

- 1. The 80C51 has to configure the CIU with the correct polling response parameters for the Polling command.
- 2. To activate the automatic polling in target mode, the AutoColl Command has to be activated.
- 3. The CIU receives the polling command send out by an initiator and answers with the polling response. The timeslot is selected automatically (The timeslot itself is randomly generated, but in the range 0 to TSN, which is defined by the polling command). The CIU compares the system code, stored in byte 17 and 18 of the Config Command with the system code received with the polling command by an initiator. If the system code is equal, the CIU answers according to the configured polling response. The system code FF(hex) acts as a wildcard for the system code bytes (i.e. a target of a system code 1234(hex) answers to the polling command with one of the following system codes 1234(hex), 12FF(hex), FF34 (hex) or FFFF(hex)). If the system code does not match no answer is sent back by the PN532. If a valid command, which is not a Polling command, is received by the CIU, no answer is sent back and the command AutoColl is stopped. The received frame is stored in the FIFO.

8.6.14.3 Additional hardware support for FeliCa and NFC

Additionally to the polling sequence support for the FeliCa mode, the PN532 supports the check of the LEN-byte.

The received LEN-byte is checked by the registers CIU_FelNFC1 and CIU_FelNFC2:

DataLenMin in register CIU_FelNFC1 defines the minimum length of the accepted frame length. This register is 6 bits long. Each value represents a length of 4.

DataLenMax in register CIU_FelNFC2 defines the maximum length of the accepted frame. This register is 6 bits long. Each value represents a length of 4. If set to logic 0 this limit is switched off. If the length is not in the supposed area, the packed is not transferred to the FIFO and receiving is kept active.

Example 1:

- **•** DataLenMin = 4
	- **–** The length shall be greater or equal 16.
- **•** DataLenMax = 5
	- **–** The length shall be smaller than 20. Valid area: 16, 17, 18, 19

Example 2:

- **•** DataLenMin = 9
	- **–** The length shall be greater or equal 36.
- **•** DataLenMax = 0
	- **–** The length shall be smaller than 256. Valid area: 36 to 255

8.6.15 CRC co-processor

The CRC preset value of the CRC co-processor can be configured to 0000h, 6363h, A671h or FFFFh depending of the bits CRCPreset in the register Mode.This is only valid when using CalcCRC command (see [Section 8.6.20.7 "CalcCRC command" on page](#page-134-0) [135\)](#page-134-0)

During a communication, the preset value of the CRC coprocessor is set according to the bits CIU RxMode and CIU TxMode.

The CRC polynomial for the 16-bit CRC is fixed to $x^{16} + x^{12} + x^{5} + 1$.

The CRC co-processor is configurable to handle the different MSB and LSB requirements for the different protocols. The bit MSBF irst in the register CIU Mode indicates that the data will be loaded with MSB first

The registers CRCResult-Hi and CRCResult-Lo indicate the result of the CRC calculation.

8.6.16 FIFO buffer

An 64*8 bits FIFO buffer is implemented in the CIU. It buffers the input and output data stream between the 80C51 and the internal state machine of the CIU. Thus, it is possible to handle data streams with lengths of up to 64 bytes without taking timing constraints into account.

8.6.16.1 Accessing the FIFO buffer

The FIFO-buffer input and output data bus is connected to the register CIU_FIFOData. Writing to this register stores one byte in the FIFO-buffer and increments the internal FIFO-buffer write-pointer. Reading from this register shows the FIFO-buffer contents stored at the FIFO-buffer read-pointer and decrements the FIFO-buffer read-pointer. The distance between the write- and read-pointer can be obtained by reading the register CIU_FIFOLevel.

When the 80C51 starts a command, the CIU may, while the command is in progress, access the FIFO-buffer according to that command. Physically only one FIFO-buffer is implemented, which can be used in input- and output direction. Therefore the 80C51 has to take care, not to access the FIFO-buffer in an unintended way.

8.6.16.2 Controlling the FIFO buffer

Besides writing to and reading from the FIFO-buffer, the FIFO-buffer pointers might be reset by setting the bit FlushBuffer in the register CIU_FIFOLevel. Consequently, the FIFOLevel[6:0] bits are set to logic 0, the bit BufferOvfl in the register CIU_Error is set to logic 0, the actually stored bytes are not accessible anymore and the FIFO-buffer can be filled with another 64 bytes again.

8.6.16.3 Status information about the FIFO buffer

The 80C51may obtain the following data about the FIFO-buffers status:

- **•** Number of bytes already stored in the FIFO-buffer: FIFOLevel[6:0] in register CIU_FIFOLevel
- Warning, that the FIFO-buffer is quite full: HiAlert in register CIU Status1
- Warning, that the FIFO-buffer is quite empty: LoAlert in register CIU Status1
- **•** Indication, that bytes were written to the FIFO-buffer although it was already full: BufferOvfl in register CIU_Error.

BufferOvfl can be set to logic 0 only by setting to logic 1 bit FlushBuffer in the register CIU_FIFOLevel.

The CIU can generate an interrupt signal

- If LoAlertIEn in register CIU CommIEn is set to logic 1, it will set to logic 1 CIU IRQ 0 in the register CIU_Status1, when LoAlert in the same register changes to logic 1.
- **•** If HiAlertIEN in register CIU_CommIEn is set to logic 1, it will set to logic 1 CIU_IRQ_0 in the register CIU Status1, when HiAlert in the same register changes to logic 1.

The flag HiAlert is set to logic 1 if only WaterLevel[5:0] bits (as set in register CIU_WaterLevel) or less can be stored in the FIFO-buffer. It is generated by the following equation:

 $HiAlert = (64 - FIFOLengtht) \le WaterLevel$

The flag LoAlert is set to logic 1 if WaterLevel[5:0] bits (as set in register CIU_WaterLevel) or less are actually stored in the FIFO-buffer. It is generated by the following equation:

$$
LoAlert = FIFOLengtht \le WaterLevel
$$

8.6.17 CIU_timer

A timer unit is implemented in the CIU: CIU_timer. The 80C51 use CIU_timer to manage timing relevant tasks for contactless communication. CIU timer may be used in one of the following configurations:

- **•** Timeout-Counter
- **•** Watch-Dog Counter
- **•** Stop Watch
- **•** Programmable One-Shot
- **•** Periodical Trigger

CIU timer can be used to measure the time interval between two events or to indicate that a specific event occurred after a specific time. CIU timer can be triggered by events which will be explained in the following, but it does not itself influence any internal event (e.g. A timeout during data reception does not influence the reception process automatically). Furthermore, several timer related bits are set and these bits can be used to generate an interrupt.

CIU timer has a input clock of 6.78 MHz (derived from the 27.12 MHz quartz). CIU timer consists of 2 stages: 1 prescaler and 1 counter.

The prescaler is a 12 bits counter. The reload value for the prescaler can be defined between 0 and 4095 in register CIU_TMode and CIU_TPrescaler. This decimal value is called TPrescaler.

The reload value TReloadVal for the counter is defined with 16 bits in a range from 0 to 65535 in the registers CIU_TReloadVal_Lo and CIU_TReloadVal_Hi.

The current value of CIU timer is indicated by the registers CIU_TCounterVal_lo and CIU TCounterVal hi.

If the counter reaches 0 an interrupt will be generated automatically indicated by setting the TimerIRq flag in the register CommonIRq. If enabled, it will set to logic 1 CIU_IRQ_1 in the register CIU_Status1. TimerIRq flag can be set to logic 1 or to logic 0 by the 80C51. Depending on the configuration, CIU timer will stop at 0 or restart with the value of the registers CIU_TReloadVal_Lo and CIU_TReloadVal_Hi.

Status of CIU_timer is indicated by the bit TRunning in the register CIU_Status1.

CIU_timer can be manually started by TStartNow in register Control or manually stopped by TStopNow in register Control.

Furthermore CIU timer can be activated automatically by setting the bit TAuto in the register CIU TMode to fulfill dedicated protocol requirements automatically.

The time delay of a timer stage is the reload value $+1$.

Maximum time:

TPrescaler = 4095, TReloadVal = 65535 => 4096*65536/6.78 MHz = 39.59 s

Example:

To indicate 100 ms it is required to count 678 clock cycles. This means the value for TPrescaler has to be set to TPrescaler $= 677$. The timer has now an input clock of 100 us. The timer can count up to 65535 timeslots of 100 ms.

8.6.18 Interrupt request system

The CIU indicates certain events by setting interrupt bits in the register CIU_Status1 and, in addition it will set to logic 1 CIU_IRQ_1 or CIU_IRQ_0. If this interrupt is enabled (see [Table 12 on page 18\)](#page-17-0) the 80C51 will be interrupted. This allows the implementation of efficient interrupt-driven firmware.

8.6.18.1 Interrupt sources

The following table shows the integrated interrupt flags, the corresponding source and the condition for its activation.

The interrupt flag TimerIRq in the register CIU_CommIrq indicates an interrupt set by the timer unit. The setting is done when the timer decrements from logic 1 down to logic 0.

The TxIRq bit in the register CIU_CommIrq indicates that the transmitter has finished. If the state changes from sending data to transmitting the end of frame pattern, the transmitter unit sets automatically the interrupt bit to logic 1.

The CRC coprocessor sets the flag CRCIRq in the register CIU_DivIrq after having processed all data from the FIFO buffer. This is indicated by the flag CRCReady set to logic 1.

The RxIRq flag in the register CIU_CommIrq indicates an interrupt when the end of the received data is detected.

The flag IdleIRq in the register CIU_CommIrq is set to logic 1 if a command finishes and the content of the CIU_Command register changes to idle.

The flag HiAlertIRq in the register CIU_CommIrq is set to logic 1 if the HiAlert bit is set to logic 1, that means the Contactless FIFO buffer has reached the level indicated by the bits WaterLevel[5:0].

The flag LoAlertIRq in the register CIU_CommIrq is set to logic 1 if the LoAlert bit is set to logic 1, that means the Contactless FIFO buffer has reached the level indicated by the bits WaterLevel[5:0].

The flag RFOnIRq in the register CIU DivIrg is set to logic 1, when the RF level detector detects an external RF field.

The flag RFOffIRq in the register CIU DivIrg is set to logic 1, when a present external RF field is switched off.

The flag ErrIRq in the register CIU_CommIrq indicates an error detected by the CIU during sending or receiving. This is indicated by any bit set to logic 1 in register CIU_Error.

The flag ModeIRq in the register CIU_DivIrq indicates that the data mode detector has detected the current mode.

These flags are summarized with 2 interrupt bits within the register CIU Status1:

- the high priority interrupt sources are summarized with CIU IRQ 0.
- the low priority interrupt sources are summarized with CIU IRQ 1.

See the register [Table 190 on page 151.](#page-150-0)

Table 165. High priority interrupt sources (CIU_IRQ_0)

Table 166. Low priority interrupt sources (CIU_IRQ_1)

8.6.19 CIU Power Reduction Modes

8.6.19.1 Hard-Power-Down

A Hard-Power-Down is enabled when RSTPD_N is low. None of the CIU blocks are running, even the RF level detector.

8.6.19.2 CIU Power-down

The CIU Power-down mode is entered immediately by setting the Power-down bit in the register CIU_Command. All CIU blocks are switched off, except the 27.12 MHz oscillator and the RF level detector.

All registers and the FIFO will keep the content during CIU Power-down.

If the bit AutoWakeUp in the register CIU_TxAuto is set and an external RF field is detected, the CIU Power-down mode is left automatically.

After setting bit Power-down to logic 0 in the register CIU_Command, it needs 1024 clocks cycle until the CIU Power-down mode is left indicated by the Power-down bit itself. Setting it to logic 0 does not immediately set it to logic 0. It is automatically set to logic 0 by the CIU when the CIU Power-down mode is left.

When in CIU Power-down mode and DriverSel[1:0] is no set to 00b (see [Table 217 on](#page-161-0) [page 162\)](#page-161-0), to ensure a minimum impedance at the transmitter outputs, the CWGsNOn[3], CWGsNOff[3], ModGsNOn[3], ModGsNOff[3], CWGsP[5], ModGsP[5] bits are set to logic 1, but it is not readable in the registers.

8.6.19.3 Transmitter Power-down

The Transmitter Power-down mode switches off the internal antenna drivers to turn off the RF field by setting the bits Tx1RFEn and Tx2RFEn in the register CIU_TxControl to logic 0. The receiver is still switched on, meaning the CIU can be accessed by a second NFC device as a NFCIP-1 target.

Note: In case the bit InitialRFOn has been set to logic 1, when the drivers were already switched on, it is needed either to set InitialRFOn to logic 0, before setting the bits Tx1RFEn and Tx2RFEn in the register CIU TxControl to logic 0, or to set also the bits Tx1RFAutoEn and Tx2RFAutoEn in the register CIU_TxAuto to logic 0.

8.6.20 CIU command set

8.6.20.1 General description

The CIU behavior is determined by an internal state machine capable to perform a certain set of commands. Writing the according command code to the CIU_Command register starts the commands.

Arguments and/or data necessary to process a command are mainly exchanged via the FIFO buffer.

8.6.20.2 General behavior

- **•** Each command, that needs a data stream (or data byte stream) as input will immediately process the data it finds in the FIFO buffer. An exception to this rule is the Transceive command. Using this command the transmission is started with the StartSend bit in CIU BitFraming register.
- **•** Each command that needs a certain number of arguments will start processing only when it has received the correct number of arguments via the FIFO buffer.
- **•** The FIFO buffer is not cleared automatically at command start. Therefore, it is also possible to write the command arguments and/or the data bytes into the FIFO buffer and start the command afterwards.
- **•** Each command may be interrupted by the 80C51 by writing a new command code into the CIU Command register e.g.: the Idle command.

8.6.20.3 Commands overview

8.6.20.4 Idle command

The CIU is in idle mode. This command is also used to terminate the actual command.

8.6.20.5 Config command

To configure the automatic MIFARE Anticollision, FeliCa Polling and NFCID3, the data used for these transactions have to be stored internally. All the following data have to be written to the FIFO in this order:

- **•** SENS_RES (2 bytes): in order byte0, byte1
- **•** NFCID1 (3 Bytes): in order byte0, byte1, byte 2; the first NFCID1 byte if fixed to 08h and the check byte is calculated automatically
- **•** SEL_RES (1 byte)
- **•** Polling response (2 bytes (shall be 01h, FEh)+ 6 bytes NFCID2 + 8 bytes Pad + 2 bytes system code)
- **•** NFCID3 (1 byte)

In total 25 bytes which are transferred into an internal buffer with the Config command.

The complete NFCID3 is 10 bytes long and consist of the 3 NFCID1 bytes, the 6 NFCID2 bytes and the NFCID3 byte listed above.

To read out this configuration (after it has been loaded), the command Config with an empty FIFO buffer has to be started. In this case the 25 bytes are transferred from the internal buffer to the FIFO.

The CIU has to be configured after each power up, before using the automatic Anticollision/Polling function (AutoColl command). During a Hard-Power-Down (RSTPD_N set to logic 0) this configuration remains unchanged.

This command terminates automatically when finished and the active command is Idle.

8.6.20.6 Generate RandomID command

This command generates a 10-byte random number stored in the internal 25 bytes buffer and overwrites the 10 NFCID3 bytes. This random number might be used for fast generation of all necessary ID bytes for the automatic Anticollision / Polling function.

Note: To configure the CIU, Config command has to be used first.

This command terminates automatically when finished and the active command is Idle

8.6.20.7 CalcCRC command

The content of the FIFO is transferred to the CRC co-processor and a CRC calculation is started. The result is stored in the CRCResult register. The CRC calculation is not limited to a dedicated number of bytes. The calculation is not stopped when the FIFO gets empty during the data stream. The next byte written to the FIFO is added to the calculation.

The preset value of the CRC is defined by the CRCPreset bits of the register CIU_Mode, and the chosen value is loaded to the CRC co-processor when the command is started.

This command has to be terminated by firmware by writing any command to the CIU_Command register e.g. the Idle command.

If SelfTest in register CIU_AutoTest is set to logic 1, the CRC co-processor is in Self Test mode and performs a digital self-test. The result of the self-test is written in the FIFO.

8.6.20.8 Transmit command

The content of the FIFO is transmitted immediately after starting the command. Before transmitting FIFO content, all relevant register settings have to be set to transmit data in the selected mode.

This command terminates automatically when the FIFO gets empty and the active command is Idle. It can be terminated by any other command written to the CIU_Command register.

8.6.20.9 NoCmdChange command

This command does not influence any ongoing command in the CIU_Command register. It can be used to manipulate any bit except the command bits in the CIU_Command register, e.g. the bits RcvOff or Power-down.

8.6.20.10 Receive command

The CIU activates the receiver path and waits for any data stream to be received. The correct settings for the expected mode have to be set before starting this command.

This command terminates automatically when the reception ends and the active command is Idle.

In case of data rates at 212 kbps or 424 kbps with NFC or FeliCa framing, the reception ends when the number of bytes indicated by the LEN byte (received) are received. If less bytes than indicated by LEN are received from the RF, the CIU will sample noise to add the missing bytes. If more bytes than indicated by LEN are received from the RF, the last bytes will be ignored. When LEN is 0, the frame is ignored, and the PN532 waits for a new frame.

In case of data rate at 106 kbps in NFC communication mode, the reception ends when the CIU detects an end of frame, except if the CIU detects more bytes than indicated by the received LEN byte. In that case, after receiving LEN bytes, a new reception restarts and the CIU timer starts (if Tauto in register CIU_TMode [Table 252](#page-177-0) is set to logic 1). The end of reception is then seen if a new valid frame is received or the firmware has to end the reception phase on time-out.

In all other cases, the end of the reception is detected by the end of frame.

In case no frame is received and Tauto in register CIU_TMode [Table 252](#page-177-0) is set to logic 1, then TimerIRQ in register CommIRQ is set to logic 1. The firmware has to end the reception phase.

Note: If the bit RxMultiple in the register CIU_RxMode is set to logic 1, the Receive command does not terminate automatically. It has to be terminated by setting any other command in the CIU_Command register.

8.6.20.11 Transceive command

This circular command repeats transmitting data from the FIFO and receiving data from the RF field continuously. If the bit Initiator in the register CIU_Control is set to logic 1, it indicates that the first action is transmitting and after having finished transmission the receiver is activated to receive data. If the bit Initiator in the CIU_Control register is set to logic 0, the first action is receiving and after having received a data stream, the transmitter is activated to transmit data. In the second configuration the PN532 first acts as a receiver and if a data stream is received it switches to the Transmit mode.

The end of the reception phase is detected in the same way than for the receive command and also when the RF field is cut.

The transceive command always take into account the presence or absence of the RF field. No transmission or reception can be done when no RF field.

Table 168. Transceive command scenario

Each transmission process has to be started with setting bit StartSend in the register CIU_BitFraming. This command has to be cleared by firmware by writing any command to the CIU_Command register e.g. the command idle.

Note: If the bit RxMultiple in register CIU_RxMode is set, this command will never leave the receiving state, because the receiving will not be cancelled automatically.

8.6.20.12 AutoColl command

This command automatically handles the MIFARE activation and the FeliCa polling in the Card Operation mode. The bit Initiator in the CIU_Control register has to be set to logic 0 for correct operation. During this command, Mode Detector is active if not deactivated by setting the bit ModeDetOff in the CIU Mode register. After Mode Detector detects a mode, the mode dependent registers are set according to the received data. In case of no external RF field this command resets the internal state machine and returns to the initial state but it will not be terminated.

When the Autocoll command terminates the Transceive command gets active.

During Autocoll command:

- **•** The CIU interrupt bits, except RfOnIRq, RfOffIRq and SIGINActIRq (see [Table 187 on](#page-148-0) [page 149\)](#page-148-0), are not supported. Only the last received frame will serve the CIU interrupts.
- **•** During ISO/IEC 14443A activation, TxCRCEn and RxCRCEn bits are defined by the AutoColl command. The changes cannot be observed at the CIU_TxMode and CIU_RxMode registers. When the Transceive command is active, the value of the bits is relevant.
- **•** During Felica activation (polling), TxCRCEn and RxCRCEn bits are always relevant and are not overruled by the Autocoll command. Their value must be set to logic 1 according the FeliCa protocol.

Note: Pay attention, that the FIFO will also receive the two CRC check bytes of the last command, even if they are already checked and correct, and if the state machine (Anticollision and Select routine) has not been executed, and 106 kbit is detected.

This command can be cleared by firmware by writing any other command to the CIU_Command register, e.g. the Idle command. Writing the same content again to the CIU Command register resets the state machine.

• NFCIP-1 106 kbps passive communication mode:

The MIFARE anticollision is finished and the command changes automatically to Transceive. The FIFO contains the ATR_REQ frame including the start byte F0h. The bit TargetActivated in the register CIU_Status2 is set to logic 1

• NFCIP-1 212 and 424 kbps passive communication mode:

The FeliCa polling command is finished and the command has automatically changed to Transceive. The FIFO contains the ATR_REQ frame. The bit TargetActivated in the register CIU_Status2 is set to logic 1.

• NFCIP-1 106, 212 and 424 kbps active communication mode:

This command is changing automatically to Transceive. The FIFO contains the ATR_REQ frame. The bit TargetActivated in the register CIU_Status2 is set to logic 0. For 106 kbps only, the first byte in the FIFO indicates the start byte F0h and the CRC is added into the FIFO.

• ISO/IEC 14443A/MIFARE (Card Operating mode):

The MIFARE anticollision is finished and the command has automatically changed to Transceive. The FIFO contains the first command after the Select. The bit TargetActivated in the register CIU_Status2 is set to logic 1.

• FeliCa (Card Operating mode):

The FeliCa polling command is finished and the command has automatically changed to Transceive. The FIFO contains the command after the Polling in the FeliCa protocol. The bit TargetActivated in the register CIU Status2 is set to logic 1.

8.6.20.13 MFAuthent command

This command handles the MIFARE authentication in Reader/Writer mode to enable a secure communication to any MIFARE Clasic 1K and MIFARE Classic 4K emulation card. The following data shall be written to the FIFO before the command can be activated:

- **•** Authentication command code (60h for key A, 61h for key B)
- **•** Block address
- **•** Sector key byte 0
- **•** Sector key byte 1
- **•** Sector key byte 2
- **•** Sector key byte 3
- **•** Sector key byte 4
- **•** Sector key byte 5
- **•** Card serial number byte 0
- **•** Card serial number byte 1
- **•** Card serial number byte 2
- **•** Card serial number byte 3

In total 12 bytes shall be written to the FIFO.

Note: When the MFAuthent command is active, any FIFO access is blocked. Anyhow if there is an access to the FIFO, the bit WrErr in the register CIU_Error is set to logic 1.

This command terminates automatically when the MIFARE Classic 1K or MIFARE Classic 4K emulation card is authenticated. The bit MFCrypto1On in the register CIU_Status2 is set to logic 1.

This command does not terminate automatically when the card does not answer, therefore CIU timer should be initialized to automatic mode. In this case, beside the bit IdleIRq, the bit TimerIRq can be used as termination criteria. During authentication processing, the bits RxIRq and TxIRq of CIU_CommIrq register are blocked.

The Crypto1On bit is only valid after termination of the MFAuthent command (either after processing the authentication or after writing the Idle command in the register CIU_Command).

In case there is an error during the MIFARE authentication, the ProtocolErr bit in the CIU Error register is set to logic 1 and the Crypto1On bit in CIU Status2 register is set to logic 0.

8.6.20.14 SoftReset command

This command performs a reset of the CIU. The configuration data of the internal buffer remains unchanged. All registers are set to the reset values.

When SoftReset is finished, the active command switches to Idle.

8.6.21 CIU tests signals

8.6.21.1 CIU self-test

The CIU has the capability to perform a self-test. To start the self-test the following procedure has to be performed:

- 1. Perform a SoftReset.
- 2. Clear the internal buffer by writing 25 bytes of 00h and perform the Config command.
- 3. Enable the self-test by writing the value 09h to the register CIU_AutoTest.
- 4. Write 00h to the FIFO.
- 5. Start the self-test with the CalcCRC command.
- 6. The self-test will be performed.
- 7. When the self-test is finished, the FIFO is contains the following bytes:
	- **–** Correct answer for VersionReg equal to 80h: 0x00, 0xaa, 0xe3, 0x29, 0x0c, 0x10, 0x29, 0x6b 0x76, 0x8d, 0xaf, 0x4b, 0xa2, 0xda, 0x76, 0x99 0xc7, 0x5e, 0x24, 0x69, 0xd2, 0xba, 0xfa, 0xbc 0x3e, 0xda, 0x96, 0xb5, 0xf5, 0x94, 0xb0, 0x3a 0x4e, 0xc3, 0x9d, 0x94, 0x76, 0x4c, 0xea, 0x5e 0x38, 0x10, 0x8f, 0x2d, 0x21, 0x4b, 0x52, 0xbf 0xfb, 0xf4, 0x19, 0x94, 0x82, 0x5a, 0x72, 0x9d 0xba, 0x0d, 0x1f, 0x17, 0x56, 0x22, 0xb9, 0x08

Product data sheet COMPANY PUBLIC

8.6.21.2 CIU test bus

The test bus is implemented for production test purposes. The following configuration can be used to improve the design of a system using the PN532. The test bus allows to route internal signals to output pins.

The Observe testbus register is used to enable this functionality.

Table 169. Observe_testbus register (address 6104h) bit allocation

Table 170. Description of Observe_testbus bits

The test bus signals are selected by accessing TestBusSel in register CIU_TestSel2.

Table 171. TstBusBitSel set to 07h

Table 172. TstBusBitSel set to 0Dh

8.6.21.3 Test signals at pin AUX

Each signal can be switched to pin AUX1 or AUX2 by setting SelAux1 or SelAux2 in the register CIU_AnalogTest. See [Table 279 on page 185](#page-184-0)

8.6.21.4 PRBS

Enables the Pseudo Random Bit Stream of 9-bit or 15-bit length sequence, PRBS9 or PRBS15, according to ITU-TO150. To start the transmission of the defined datastream, Transmit command has to be activated. The preamble/Sync byte/start bit/parity bit are generated automatically depending on the selected mode.

Note: All relevant registers to transmit data have to be configured before entering PRBS mode according ITU-TO150.

Product data sheet COMPANY PUBLIC

8.6.22 CIU memory map

The registers of the CIU are either map into the SFR or into the XRAM memory space.

Table 173. Contactless Interface Unit SFR memory map

Table 174. Contactless Interface Unit extension memory map

Table 174. Contactless Interface Unit extension memory map …continued
8.6.23 CIU register description

8.6.23.1 CIU register bit behavior

Depending of the functionality of a register, the access condition to the bits can vary. The following table describes the access conditions:

8.6.23.2 CIU_SIC_CLK_en register (6330h)

Enables the use of P34 / SIC_CLK as secure IC clock.

Table 176. CIU_SIC_CLK_en register (address 6330h) bit allocation

Table 177. Description of CIU_SIC_CLK_en bits

8.6.23.3 CIU_Command register (D1h or 6331h)

Starts and stops the command execution.

Table 178. CIU_Command register (address D1h or 6331h) bit allocation

Table 179. Description of CIU_Command bits

8.6.23.4 CIU_CommIEn register (D2h or 6332h)

Control bits to enable and disable the passing of interrupt requests.

Table 180. CIU_CommIEn register (address D2h or 6332h) bit allocation

Table 181. Description of CIU_CommIEn bits

8.6.23.5 CIU_DivIEn register (D3h or 6333h)

Controls bits to enable and disable the passing of interrupt requests.

Table 182. CIU_DivIEn register (address D3h or 6333h) bit allocation

Table 183. Description of CIU_DivIEn bits

115436 147 of 222

8.6.23.6 CIU_CommIrq register (D4h or 6334h)

Contains common CIU interrupt request flags.

Table 184. CIU_CommIrq register (address D4h or 6334h) bit allocation

Table 185. Description of CIU_CommIRQ bits

[1] **Remark:** All bits in the register CIU_CommIrq shall be set to logic 0 by firmware.

8.6.23.7 CIU_DivIrq register (D5h or 6335h)

Contains miscellaneous interrupt request flags. These bits are latched.

Table 186. CIU_DivIrq register (address D5h or 6335h) bit allocation

Bit								
Symbol	Set ₂	-	$\overline{}$	SiginActIrg	ModelRq	CRCIRq	RfOnIRq	RfOffIRa
Reset								
Access	W			DY	DY	DΥ	DΥ	DY

Table 187. Description of CIU_DivIrq bits

[1] At power-up, after reset modes (including Hard Power Down), the logical value of this bit is undefined.

[2] After Power-Down bit of [Table 181 on page 147](#page-146-0) goes from logic 1 to logic 0, after pd_rfleveldet bit of [Table 286 on page 188](#page-187-0) goes from logic 1 to logic 0, the logical value of this bit is undefined.

8.6.23.8 CIU_Error register (D6h or 6336h)

Error flags showing the error status of the last command executed.

Table 189. Description of CIU_Error bits

[1] Command execution will clear all error flags except for bit TempErr. A setting by firmware is impossible.

8.6.23.9 CIU_Status1 register (DFh or 6337h)

Contains status flags of the CRC, Interrupt Request System and FIFO buffer.

Table 190. CIU_Status1 register (address DFh or 6337h) bit allocation

Table 191. Description of CIU_Status1 bits

8.6.23.10 CIU_Status2 register (E9h or 6338h)

Contain status flags of the receiver, transmitter and Data Mode Detector.

Table 192. CIU_Status2 register (address E9h or 6338h) bit allocation

Table 193. Description of CIU_Status2 bits

8.6.23.11 CIU_FIFOData register (EAh or 6339h)

In- and output of 64 byte FIFO buffer.

Table 194. CIU_FIFOData register (address EAh or 6339h) bit allocation

Table 195. Description of CIU_FIFOData bits

8.6.23.12 CIU_FIFOLevel register (EBh or 633Ah)

Indicates the number of bytes stored in the FIFO.

Table 196. CIU_FIFOLevel register (address EBh or 633Ah) bit allocation

Table 197. Description of CIU_FIFOLevel bits

8.6.23.13 CIU_WaterLevel register (ECh or 633Bh)

Defines the thresholds for FIFO under- and overflow warning.

Table 198. CIU_WaterLevel register (address ECh or 633Bh) bit allocation

Table 199. Description of CIU_WaterLevel bits

8.6.23.14 CIU_Control register (EDh or 633Ch)

Contains miscellaneous control bits.

Table 200. CIU_Control register (address EDh or 633Ch) bit allocation

Table 201. Description of CIU_Control bits

8.6.23.15 CIU_BitFraming register (EEh or 633Dh)

Adjustments for bit oriented frames.

Table 202. CIU_BitFraming register (address EEh or 633Dh) bit allocation

Table 203. Description of CIU_BitFraming bits

Product data sheet COMPANY PUBLIC

8.6.23.16 CIU_Coll register (EFh or 633Eh)

Defines the first bit collision detected on the RF interface.

Table 204. CIU_Coll register (address EFh or 633Eh) bit allocation

Table 205. Description of CIU_Coll bits

8.6.23.17 CIU_Mode register (6301h)

Defines general modes for transmitting and receiving.

Table 207. Description of CIU_Mode bits

8.6.23.18 CIU_TxMode register (6302h)

Defines the transmission data rate and framing during transmission.

Table 209. Description of CIU_TxMode bits

8.6.23.19 CIU_RxMode register (6303h)

Defines the reception data rate and framing during receiving.

Table 211. Description of CIU_RxMode bits

8.6.23.20 CIU_TxControl register (6304h)

Controls the logical behavior of the antenna driver pins TX1 and TX2. See also[Table 154](#page-113-0) [on page 114](#page-113-0) and [Table 155 on page 114.](#page-113-1)

Table 213. Description of CIU_TxControl bits

Bit Symbol Description

7 InvTx2RFon Set to logic1 and Tx2RFEn set to logic 1, TX2 output signal is inverted.

5 InvTx2RFoff Set to logic1 and Tx2RFEn set to logic 0, TX2 output signal is inverted.

Only valid when using in combination with Tx2RFAutoEn and TX1RFAutoEn bits in CIU_TxAuto register.

0 Tx1RFEn Set to logic 1, the output signal on pin TX1 will deliver the 13.56 MHz energy carrier modulated by the transmission data.

Product data sheet COMPANY PUBLIC

8.6.23.21 CIU_TxAuto register (6305h)

Controls the setting of the antenna driver.

Table 215. Description of CIU_TxAuto bits

8.6.23.22 CIU_TxSel register (6306h)

Selects the sources for the analogue transmitter part

Table 216. CIU_TxSel register (address 6306h) bit allocation

Table 217. Description of CIU_TxSel bits

Table 217. Description of CIU_TxSel bits …continued

8.6.23.23 CIU_RxSel register (6307h)

Selects internal receiver settings.

Table 218. CIU_RxSel register (address 6307h) bit allocation

Table 219. Description of CIU_RxSel bits

8.6.23.24 CIU_RxThreshold register (6308h)

Selects thresholds for the bit decoder.

Table 220. CIU_RxThreshold register (address 6308h) bit allocation

Table 221. Description of CIU_RxThreshold bits

8.6.23.25 CIU_Demod register (6309h)

Defines demodulator settings.

Table 222. CIU_Demod register (address 6309h) bit allocation

Table 223. Description of CIU_Demod bits

8.6.23.26 CIU_FelNFC1 register (630Ah)

Defines the length of the FeliCa Sync bytes and the minimum length of the received frame.

Table 225. Description of CIU_FelNFC1 bits

8.6.23.27 CIU_FelNFC2 register (630Bh)

Defines the maximum length of the received frame.

Table 227. Description of CIU_FelNFC2 bits

8.6.23.28 CIU_MifNFC register (630Ch)

Defines ISO/IEC 14443A/MIFARE/NFC specific settings in target or card operating mode.

Table 228. CIU_MifNFC register (address 630Ch) bit allocation

Table 229. Description of CIU_MifNFC bits

Product data sheet COMPANY PUBLIC

8.6.23.29 CIU_ManualRCV register (630Dh)

Allows manual fine tuning of the internal receiver.

IMPORTANT NOTE: For standard application it is not recommended to change this register settings.

Table 231. Description of CIU_ManualRCV bits

Table 231. Description of CIU_ManualRCV bits …continued

Product data sheet COMPANY PUBLIC

8.6.23.30 CIU_TypeB register (630Eh)

Selects the specific settings for the ISO/IEC 14443B

Table 232. CIU_TypeB register (address 630Eh) bit allocation

Table 233. Description of CIU_TypeB bits

8.6.23.31 CIU_CRCResultMSB register (6311h)

Shows the actual MSB values of the CRC calculation.

Note: The CRC is split into two 8-bit registers. See also the CIU_CRCResultLSB register.

Note: Setting the bit MSBFirst in CIU_Mode register reverses the bit order, the byte order is not changed

Table 234. CIU_CRCResultMSB register (address 6311h) bit allocation

Bit										
Symbol	CRCResultMSB[7:0]									
Reset										
Access				R						

Table 235. Description of CIU_CRCResultMSB bits

8.6.23.32 CIU_CRCResultLSB register (6312h)

Shows the actual LSB values of the CRC calculation.

Note: The CRC is split into two 8-bit registers. See also the CIU_CRCResultMSB register.

Note: Setting the bit MSBFirst in CIU_Mode register reverses the bit order, the byte order is not changed

Table 236. CIU_CRCResultLSB register (address 6312h) bit allocation

Table 237. Description of CIU_CRCResultLSB bits

Product data sheet COMPANY PUBLIC

8.6.23.33 CIU_GsNOff register (6313h)

Selects the conductance for the N-driver of the antenna driver pins TX1 and TX2 when there is no RF generated by the PN532.

Table 239. Description of CIU_GsNOff bits

8.6.23.34 CIU_ModWidth register (6314h)

Controls the setting of the modulation width.

Table 240. CIU_ModWidth register (address 6314h) bit allocation

Table 241. Description of CIU_ModWidth bits

Product data sheet COMPANY PUBLIC

8.6.23.35 CIU_TxBitPhase register (6315h)

Adjust the bit phase at 106 kbit/s during transmission.

Table 242. CIU_TxBitPhase register (address 6315h) bit allocation

Table 243. Description of CIU_TxBitPhase bits

8.6.23.36 CIU_RFCfg register (6316h)

Configures the receiver gain and RF level detector sensitivity.

Table 244. CIU_RFCfg register (address 6316h) bit allocation

Table 245. Description of CIU_RFCfg bits

8.6.23.37 CIU_GsNOn register (6317h)

Selects the conductance for the N-driver of the antenna driver pins TX1 and TX2 when generating RF.

Table 247. Description of CIU_GsNOn bits

8.6.23.38 CIU_CWGsP register (6318h)

Defines the conductance of the P-driver.

Table 248. CIU_CWGsP register (address 6318h) bit allocation

Table 249. Description of CIU_CWGsP bits

8.6.23.39 CIU_ModGsP register (6319h)

Defines the driver P-output conductance for the time of modulation.

Table 250. CIU_ModGsP register (address 6319h) bit allocation

Table 251. Description of CIU_ModGsP bits

8.6.23.40 CIU_TMode register (631Ah)

Defines settings for the internal timer.

Table 252. CIU_TMode register (address 631Ah) bit allocation

Table 253. Description of CIU_TMode bits

8.6.23.41 CIU_TPrescaler register (631Bh)

Define the LSB of the Timer-Prescaler.

Table 254. CIU_TPrescaler register (address 631Bh) bit allocation

Table 255. Description of CIU_TPrescaler bits

CIU TMode and TPreScaler LO[7:0] in this register.

8.6.23.42 CIU_TReload_hi register (631Ch)

Defines the MSB of the 16-bit long timer reload value.

Table 256. CIU_TReloadVal_hi register (address 631Ch) bit allocation

Table 257. Description of CIU_TReloadVal_hi bits

8.6.23.43 CIU_TReloadVal_lo register (631Dh)

Defines the LSB of the 16 bit long timer reload value.

Table 258. CIU_TReload_lo register (address 631Dh) bit allocation

Table 259. Description of CIU_TReload_lo bits

8.6.23.44 CIU_TCounterVal_hi register (631Eh)

Defines the MSB byte of the current value of the timer.

Table 260. CIU_TCounterVal_hi register (address 631Eh) bit allocation

Table 261. Description of CIU_TCounterVal_hi bits

8.6.23.45 Register CIU_TCounterVal_lo (631Fh)

Defines the LSB byte of the current value of the timer.

Table 262. CIU_TCounterVal_lo register (address 631Fh) bit allocation

Table 263. Description of CIU_TCounterVal_lo bits

8.6.23.46 CIU_TestSel1 register (6321h)

General test signal configuration.

Table 264. CIU_TestSel1 register (address 6321h) bit allocation

Bit Symbol Description 7 to 6 LoadModTst[1:0] Defines the test signal for the LOADMOD pin **Note:** The bits LoadModSel in register CIU_TxSel has to be set to logic 1 to enable LoadModTst: **Value Description** 00 Low 01 High 10 RFU 11 TstBusBit as defined by the TestBusBitSel bit of this register 5 to 4 SICclksel[1:0] Defines the source for the 13.56 MHz secure IC clock **Value Description** 00 GND - secure IC clock is switched off 01 Clock derivated by the internal oscillator 10 Internal CIU clock 11 Clock derivated from the RF Field 3 SICClkD1 Set to logic 1, the secure IC clock is delivered to P31 / UART_TX if the observe_ciu bit is set to logic 1. 2 to 0 TstBusBitSel(2:0] Select the TstBusBit from the test bus.

Table 265. Description of CIU_TestSel1 bits

Product data sheet COMPANY PUBLIC

8.6.23.47 CIU_TestSel2 register (6322h)

General test signal configuration and PRBS control.

Table 266. CIU_TestSel2 register (address 6322h) bit allocation

Table 267. Description of CIU_TestSel2 bits

8.6.23.48 CIU_TestPinEn register (6323h)

Enable the output drivers for the test pins.

Table 268. CIU_TestPinEn register (address 6323h) bit allocation

Table 269. Description of CIU_TestPinEn bits

8.6.23.49 CIU_TestPinValue register (6324h)

Defines the values for the 7 bit test bus signals to be I/O on P70_IRQ, RSTOUT_N, P35, P34 / SIC_CLK, P33_INT1, P32_INT0, P31 / UART_TX and P30 / UART_RX pins.

Table 270. CIU_TestPinValue register (address 6324h) bit allocation

Table 271. Description of CIU_TestPinValue bits

8.6.23.50 CIU_TestBus register (6325h)

Shows the status of the internal test bus.

Table 272. CIU_TestBus register (address 6325h) bit allocation

Table 273. Description of CIU_TestBus bits

Product data sheet COMPANY PUBLIC

8.6.23.51 CIU_AutoTest register (6326h)

Controls the digital self-test.

Table 274. CIU_AutoTest register (address 6326h) bit allocation

Table 275. Description of CIU_AutoTest bits

8.6.23.52 CIU_Version register (6327h)

Shows the version of the CIU.

Table 276. CIU_Version register (address 6327h) bit allocation

Table 277. Description of CIU_Version bits

Product data sheet COMPANY PUBLIC

8.6.23.53 CIU_AnalogTest register (6328h)

Controls the pins AUX1 and AUX2.

Table 278. CIU_AnalogTest register (address 6328h) bit allocation

Table 279. Description of CIU_AnalogTest bits

[1] Current output. The use of 1 $k\Omega$ pull down resistor on AUX1 is recommended.

[2] Current output. The use of 1 $k\Omega$ pull down resistor on AUX2 is recommended.

8.6.23.54 CIU_TestDAC1 register (6329h)

Defines the test value for TestDAC1.

Table 280. CIU_TestDAC1 register (address 6329h) bit allocation

Table 281. Description of CIU_TestDAC1 bits

8.6.23.55 CIU_TestDAC2 register (632Ah)

Defines the test value for TestDAC2.

Table 282. CIU_TestDAC2 register (address 632Ah) bit allocation

Table 283. Description of CIU_TestDAC2 bits

8.6.23.56 CIU_TestADC register (632Bh)

Shows the actual value of ADC I and Q channel.

Table 284. CIU_TestADC register (address 632Bh) bit allocation

Table 285. Description of CIU_TestADC bits

8.6.23.57 CIU_RFlevelDet register (632Fh)

Power down of the RF level detector.

Table 286. CIU_RFlevelDet register (address 632Fh) bit allocation

Table 287. Description of CIU_RFlevelDet bits

8.7 Registers map

Product data sheet COMPANY PUBLIC

8.7.1 Standard registers

Table 288. Standard registers mapping

Near Field Communication (NFC) controller **Near Field Communication (NFC) controller**

PN532/C1

PN532/C1

PN532_C1

Near Field Communication (NFC) controller **Near Field Communication (NFC) controller**

PN532/C1

PN532/C1

Table 288. Standard registers mapping …continued

COMPANY PUBLIC Product data sheet

**Product data sheet
COMPANY PUBLIC**

**Product data sheet
COMPANY PUBLIC** $\frac{1}{2}$ **COMPANY PUBLIC Product data sheet** PN532_C1K

Table 288. Standard registers mapping …continued

8.7.2 SFR registers

Table 289. SFR registers mapping

PN532/C1

PN532/C1

la
Ta

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

Rev. 3.6 -

 All information provided in this document is subject to legal disclaimers.All information provided in this document is subject to legal disclaimers **Rev. 3.6 — 28 November 2017** 28 November 2017
115436 **115436 192 of 222**

**Product data sheet
COMPANY PUBLIC COMPANY PUBLIC Product data sheet**

PN532_C1

PN532_C1

Table 289. SFR registers mapping …continued

PN532/C1

PN532/C1

© NXP B.V. 2017. All rights reserved.

@ NXP B.V. 2017. All rights reserved.

PN532_C1 **Product data sheet
COMPANY PUBLIC COMPANY PUBLIC Product data sheet** PN532_C1

All information provided in this document is subject to legal disclaimers.

Rev. 3.6 — 28 November 2017

28 November 2017
115436

Rev. 3.6 -

Table 289. SFR registers mapping …continued

© NXP B.V. 2017. All rights reserved.

[1] This register is not described in this document as it is a standard 80C51 register.

PN532/C1

9. Limiting values

[1] The antenna should be tuned not to exceed this current limit (the detuning effect when coupling with another device must be taken into account)

10. Recommended operating conditions

Table 291. Operating conditions

 $[V_{SS}$ represents DV_{SS}, TV_{SS1}, TV_{SS2}, AV_{SS}.

[2] Supply voltage of VBAT below 3.3 V reduces the performance (e.g. the achievable operating distance).

[3] It is possible to supply PVDD=0V and to use the PN532 with reduced functionality (see Section 8.4 "Power [management" on page 84\)](#page-83-0)

11. Thermal characteristics

12. Characteristics

Unless otherwise specified, the limits are given for the full operating conditions. The typical value is given for 25° C, VBAT = 3.4 V and PVDD = 3 V.

Timings are only given from characterization results.

12.1 Power management characteristics

Table 293. Power management characteristics

[1] Decreasing the decoupling capacitance can decrease the power supply bursts rejection.

[2] The capacitance should be placed closed to the pins, and can be splitted (see [Figure 51 on page 212\)](#page-211-0)

12.2 Overcurrent detection

The following values are guaranteed by design. Only functional testing is done in production for case Sel_overcurrent1 = Sel_overcurrent0 =1.

Table 294. Overcurrent detection characteristics

Parameter	Conditions		Max Unit	
I _{DVDD} threshold for overcurrent detection I Overcurrent	Sel overcurrent1=0 Sel overcurrent0=0	300		mA
	Sel overcurrent1=0 Sel overcurrent0=1	210		mA
	Sel overcurrent1=1 Sel overcurrent0=0	180		mA
	Sel overcurrent $1=1$ Sel overcurrent0=1	150		mA
			Min Typ	

12.3 Current consumption characteristics

Table 295. Current consumption characteristics

[1] Typical value using a complementary driver configuration and an antenna matched to 40 Ω between TX1 and TX2 at 13.56 MHz.

 $[2]$ IPV_{DD} depends on the overall load at the pins. The maximum is given assuming 4mA output current for the I/O or output pads.

- [3] ISV_{DD} depends on the overall load on SV_{DD} pad.
- [4] During operation with recommended antenna tuning circuitry the overall current is below 100 mA.
- [5] ISPD and IHPD are the total currents across all supplies with the PN532xA3HN/C104 and PN532xA3HN/C105.
- [6] The antenna should be tuned not to exceed this current limit (the detuning effect when coupling with another device must be taken into account)
- [7] These values are valid when applied the Soft-Power-Down sequence described in [Section 8.5.4 on](#page-91-0) [page 92,](#page-91-0) and with TESTEN pin connected to DVSS.

12.4 Antenna presence self test thresholds

The following values are guaranteed by design. Testing is done in production for cases andet ithl $[1:0]=10b$ and for andet ithh $[2:0]=011b$.

The operating range is:

- **•** VBAT voltage above 5V
- **•** Ambient temperature between 0 and 40°C

Table 296. Antenna presence detection lower levels characteristics

Table 297. Antenna Presence Detection Upper Levels characteristics

12.5 Typical 27.12 MHz Crystal requirements

Table 298. Crystal requirements

12.6 Pin characteristics for 27.12 MHz XTAL Oscillator (OSCIN, OSCOUT)

Table 299. Pin characteristics for 27.12 MHz XTAL Oscillator (OSCIN, OSCOUT)

[1] See the [Figure 51 on page 212](#page-211-0) for example of appropriate connected components. The layout should ensure minimum distance between the pins and the components

12.7 RSTPD_N input pin characteristics

Table 300. RSTPD_N input pin characteristics

12.8 Input pin characteristics for I0 and I1

Table 301. Input pin characteristics for I0, I1 and TESTEN

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is DV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

12.9 RSTOUT_N output pin characteristics

Table 302. RSTOUT_N output pin characteristics

 $[1]$ I_{OH} and I_{OL} give the output drive capability from which the rise and fall times may be calculated as a function of the load capacitance.

[2] Data at PVDD= 1.8V are only given from characterization results.

Product data sheet COMPANY PUBLIC

12.10 Input/output characteristics for pin P70_IRQ

Table 303. Input/output pin characteristics for pin P70_IRQ

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V

[3] Data at PVDD= 1.8V are only given from characterization results.

12.11 Input/output pin characteristics for P30 / UART_RX, P31 / UART_TX, P32_INT0, P33_INT1

	.						
Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{IH}	High level input voltage		ш	$0.7 \times PV_{DD}$		PV _{DD}	v
V_{IL}	Low level input voltage		$[2]$	Ω		$0.3 \times PV_{DD}$	\vee
V_{OH}	Push-pull mode high level output voltage	$PV_{DD} = 3 V$ $I_{OH} = -4$ mA		$PVDD - 0.4$		PV _{DD}	v
		$PV_{DD} = 1.8 V$, $I_{OH} = -2$ mA		$\frac{3}{2}$ PV _{DD} - 0.4		PV _{DD}	V
V_{OL}	Push-pull mode low level output voltage	$PVDD = 3 V,$ $I_{OL} = 4 mA$		0		0.4	V
		$PV_{DD} = 1.8 V$, $I_{OL} = 2 mA$	$\boxed{3}$	$\mathbf 0$		0.4	V
Iщ	Input mode high level input current	$V_1 = PVDD$		-1		$\mathbf{1}$	μA
Ι'n.	Input mode low level input current	$V_1 = 0 V$		-1		1	μA
I_{Leak}	Input leakage current	RSTPD $N = 0.4 V$		-1		$\mathbf{1}$	μA
C_{in}	Input capacitance				2.5		рF
C_{out}	Load capacitance					30	рF
t _{rise,fal} l	Rise and fall times	$PVDD = 3 V$, $V_{OH} = 0.8 \times PV_{DD}$, $V_{\text{OI}} = 0.2 \times PV_{\text{DD}}$ $C_{\text{out}} = 30 \text{ pF}$			13.5		ns
		$PV_{DD} = 1.8 V,$ $V_{OH} = 0.7$ PV _{DD} , $V_{OL} = 0.3 \times PV_{DD}$ $C_{\text{out}} = 30 \text{ pF}$			10.8		ns

Table 304. Input/output pin characteristics for P30 / UART_RX, P31 / UART_TX, P32_INT0, P33_INT1

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V

[3] Data at PVDD= 1.8V are only given from characterization results.

12.12 Input/output pin characteristics for P34 / SIC_CLK

Table 305. Input/output pin characteristics for P34 / SIC_CLK

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is SV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

12.13 Input/output pin characteristics for P35

Table 306. Input/output pin characteristics for P35

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is DV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

12.14 Input pin characteristics for NSS / P50_SCL / HSU_RX

Table 307. Input pin characteristics for NSS / HSU_RX for HSU / SPI interfaces

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

[3] When PVDD is not present, it is not possible to define a high level on NSS. When using SPI host interface, a wake-up condition can not be avoided if PVDD is absent.

Table 308. Input/open drain output pin characteristics for P50_SCL for I2C interface

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

[3] Data at PVDD= 1.8V are only given from characterization results.

12.15 Input/output pin characteristics for MOSI / SDA / HSU_TX

Table 309. Input/output pin characteristics for MOSI / HSU_TX for HSU and SPI Interfaces

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

[3] Data at PVDD= 1.8V are only given from characterization results.

Table 310. Input/open drain output pin characteristics for SDA for I2C interface

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is $PV_{DD} - 0.4$ V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

[3] Data at PVDD= 1.8V are only given from characterization results.

12.16 Input/output pin characteristics for MISO / P71 and SCK / P72

Table 311. Input/output pin characteristics for MISO / P71 and SCK / P72

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is PV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

[3] Data at PVDD= 1.8 V are only given from characterization results.

12.17 Input pin characteristics for SIGIN

Table 312. Input/output pin characteristics for SIGIN

[1] To minimize power consumption when in Soft-Power-Down mode, the limit is SV_{DD} - 0.4 V.

[2] To minimize power consumption when in Soft-Power-Down mode, the limit is 0.4 V.

12.18 Output pin characteristics for SIGOUT

Table 313. Output pin characteristics for SIGOUT

12.19 Output pin characteristics for LOADMOD

Table 314. Output pin characteristics for LOADMOD

12.20 Input pin characteristics for RX

Table 315. Input pin characteristics for RX

[1] The minimum modulation voltage is valid for all modulation schemes except Miller coded signals.

12.21 Output pin characteristics for AUX1/AUX2

Table 316. Output pin characteristics for AUX1/AUX2

12.22 Output pin characteristics for TX1/TX2

Table 317. Output pin characteristics for TX1/TX2

12.23 Timing for Reset and Hard-Power-Down

Table 318. Reset duration time

[1] 27.12 MHz quartz starts in less than 800 us. For example, quartz like TAS-3225A, TAS-7 or KSS2F with appropriate layout.

12.24 Timing for the SPI compatible interface

Table 319. SPI timing specification

Product data sheet COMPANY PUBLIC

12.25 Timing for the I2C interface

Table 320. I2C timing specification

[1] The PN532 has a slope control according to the I²C specification for the Fast mode. The slope control is always present and not dependant of the I²C speed.

[2] 27.12 MHz quartz starts in less than 800 µs. For example, quartz like TAS-3225A, TAS-7 or KSS2F with appropriate layout.

[3] The PN532 has an internal hold time of around 270ns for the SDA signal to bridge the undefined region of the falling edge of P50 SCL.

13. Application information

14. Package outline

SOT618-1

Fig 52. Package outline HVQFN40 (SOT618-1)

This package is MSL level 2.

15. Abbreviations

16. Revision history

Table 322. Revision history …continued

Product data sheet COMPANY PUBLIC
17. Legal information

17.1 Data sheet status

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

17.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

17.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at<http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Product data sheet COMPANY PUBLIC

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

17.4 Licenses

Purchase of NXP ICs with NFC technology

Purchase of an NXP Semiconductors IC that complies with one of the Near Field Communication (NFC) standards ISO/IEC 18092 and ISO/IEC 21481 does not convey an implied license under any patent right infringed by implementation of any of those standards. Purchase of NXP Semiconductors IC does not include a license to any NXP patent (or other IP right) covering combinations of those products with other products, whether hardware or software.

Purchase of NXP ICs with ISO/IEC 14443 type B functionality

This NXP Semiconductors IC is ISO/IEC 14443 Type B software enabled and is licensed under Innovatron's Contactless Card patents license for ISO/IEC 14443 B.

The license includes the right to use the IC in systems and/or end-user equipment.

RATP/Innovatron Technology

17.5 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

I ²C-bus — logo is a trademark of NXP B.V.

MIFARE — is a trademark of NXP B.V.

18. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**

Product data sheet COMPANY PUBLIC

19. Contents

continued >>

continued >>

Product data sheet COMPANY PUBLIC

NXP Semiconductors PN532/C1

Near Field Communication (NFC) controller

continued >>

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2017. All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 28 November 2017 115436