

SNx4HCT574 Octal Edge-Triggered D-Type Flip-Flips With 3-State Outputs

1 Features

- Operating voltage range of 4.5V to 5.5V
- High-current 3-state noninverting outputs drive bus lines directly or up to 15 LSTTL loads
- Low power consumption, 80µA max I_{CC}
- Typical t_{pd} = 22ns
- ±6mA output drive at 5V
- Low input current of 1µA max
- Inputs are TTL-voltage compatible
- **Bus-structured pinout**


2 Description

These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. The 'HCT574 devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	BODY SIZE(3)
	DGS (VSSOP, 20)	5.1mm × 4.9mm	5.1mm × 3mm
	DW (SOIC, 20)	12.80mm x 10.3mm	12.80mm x 7.50mm
SN74HCT574	DB (SSOP, 20)	7.2mm x 7.8mm	7.2mm x 5.30mm
SN/40C15/4	PDIP (20)	24.33mm × 9.4mm	24.33mm × 6.35mm
	NS (SOP, 20)	12.6mm x 7.8mm	12.6mm x 5.3mm
	PW (TSSOP, 20)	6.50mm x 6.4mm	6.50mm x 4.40mm

- For more information, see Section 11.
- The package size (length × width) is a nominal value and includes pins, where applicable.
- The body size (length × width) is a nominal value and does not include pins.



Logic Diagram (Positive Logic)




Table of Contents


1 Features1	6.2 Functional Block Diagram8
2 Description1	6.3 Device Functional Modes8
3 Pin Configuration and Functions3	7 Application and Implementation9
4 Specifications4	7.1 Power Supply Recommendations9
4.1 Absolute Maximum Ratings4	7.2 Layout9
4.2 Recommended Operating Conditions4	8 Device and Documentation Support10
4.3 Thermal Information4	8.1 Receiving Notification of Documentation Updates10
4.4 Electrical Characteristics5	8.2 Support Resources10
4.5 Timing Requirements5	8.3 Trademarks10
4.6 Switching Characteristics, C _L = 50 pF5	8.4 Electrostatic Discharge Caution10
4.7 Switching Characteristics, C ₁ = 150 pF6	8.5 Glossary10
4.8 Operating Characteristics6	9 Revision History10
5 Parameter Measurement Information7	10 Mechanical, Packaging, and Orderable
6 Detailed Description8	Information10
6.1 Overview8	



3 Pin Configuration and Functions



DB, DGS, DW, N, NS, or PW package 20-Pin SSOP, SOIC, PDIP, SO, TSSOP Top View



FK Package 20-Pin LCCC Top View

Table 3-1. Pin Functions

NAME ⁽¹⁾	PIN	TYPE	DESCRIPTION
10E	1	I	Output enable 1
1A1	2	I	1A1 input
2Y4	3	0	2Y4 output
1A2	4	I	1A2 input
2Y3	5	0	2Y3 output
1A3	6	I	1A3 input
2Y2	7	0	2Y2 output
1A4	8	I	1A4 input
2Y1	9	0	2Y1 output
GND	10	_	Ground pin
2A1	11	I	2A1 input
1Y4	12	0	1Y4 output
2A2	13	I	2A2 input
1Y3	14	0	1Y3 output
2A3	15	I	2A3 input
1Y2	16	0	1Y2 output
2A4	17	I	2A4 input
1Y1	18	0	1Y1 output
20E	19	I	Output enable 2
VCC	20	_	Power pin

(1) I = input, O = output, P = power, FB = feedback, GND = ground, N/A = not applicable



4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	$V_I < 0$ or $V_I > V_{CC}$		±20	mA
I _{OK}	Output clamp current ⁽²⁾	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GNI)		±70	mA
T _J	Junction temperature			150	°C
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended" operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

4.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN54HCT574 SN74HCT574				UNIT		
			MIN	NOM	MAX	MIN	NOM	MAX	UNII
V _{CC}	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2			2			V
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V to 5.5 V			0.8			0.8	V
VI	Input voltage		0		V _{CC}	0		V _{CC}	V
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V
Δt/Δν	Input transition rise/fall time			500			500	ns	
T _A	Operating free-air temperate	ure	-55		125	-40		85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

4.3 Thermal Information

		DGS (VSSOP)	DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAI	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance (1)	130.6	109.1	122.7	84.6	113.4	131.8	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	68.7	76	81.6	72.5	78.6	72.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	85.4	77.6	77.5	65.3	78.4	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.5	51.5	46.1	55.3	47.1	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	85.0	77.1	77.1	65.2	78.1	82.4	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Product Folder Links: SN54HCT574 SN74HCT574

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.



4.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		V	T	_A = 25°C		SN54HC	T574	SN74HCT574		UNIT
PARAMETER			V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
V	V _I = V _{IH} or V _{IL}	I _{OH} = -20 μA	4.5 V	4.4	4.499		4.4		4.4		V
V _{OH}	VI = VIH OI VIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		v
V	V _I = V _{IH} or V _{IL}	I _{OL} = 20 μA	4.5 V		0.001	0.1		0.1		0.1	V
V _{OL}	VI - VIH OI VIL	I _{OL} = 6 mA	4.5 V		0.17	0.26		0.4		0.33	v
I _I	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5		±10		±5	μΑ
I _{CC}	$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8		160		80	μΑ
ΔI _{CC} (1)	One input at 0.5 V or 2.4 V, Other inputs at 0 or V _{CC}		5.5 V		1.4	2.4		3		2.9	mA
C _i			4.5 V to 5.5 V		3	10		10		10	pF

⁽¹⁾ This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

4.5 Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			T _A = 25	°C	SN54HC	Г574	SN74HC1	Г 57 4	UNIT	
		V _{CC}	MIN	MAX	MIN	MAX	MIN	MAX	Oitii	
f	Clock frequency	4.5 V		30		20		24	MHz	
f _{clock}	Clock frequency	5.5 V		33		22		27	IVI⊓Z	
	Bules duration CLK high or low	4.5 V	16		24		20		ns	
t _w	Pulse duration, CLK high or low	5.5 V	14		22		18			
	Setup time, data before CLK↑	4.5 V	20		30		25		ns	
t _{su}	Setup time, data before CEN	5.5 V	17		27		23		115	
	Hold time, data after CLK↑		5		5		5		no	
t _h	Hold tille, data after CEN	5.5 V	5		5		5		ns	

4.6 Switching Characteristics, $C_L = 50 pF$

over recommended operating free-air temperature range, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	V	T	= 25°C		SN54HC	T574	SN74HC	T574	UNIT
	(INPUT)	(OUTPUT)	V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
f			4.5 V	30	36		20		24		MHz
f _{max}			5.5 V	33	40		22		27		IVITIZ
4	CLK	Δην. Ο	4.5 V		30	36		54	-	45	no
t_{pd}	CLK	LK Any Q	5.5 V		25	32		48		41	ns
4	ŌĒ	Any Q	4.5 V		26	30		45		38	no
t _{en}	OE	Ally Q	5.5 V		23	27		41		34	ns
	ŌĒ	Amy O	4.5 V		23	30		45		38	
t_{dis}	OE	Any Q	5.5 V		22	27		41		34	ns
		Any Q	4.5 V		10	12		18	-	15	no
t _t		Ally Q	5.5 V		9	11		16		14	ns



4.7 Switching Characteristics, $C_L = 150 pF$

over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Load Circuit and Voltage Waveforms)

PARAMETER	FROM	то	V	TA	= 25°C		SN54HC	T574	SN74HC	T574	UNIT
	(INPUT)	(OUTPUT)	V _{cc}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
£		4.5 V	30	36		20		24		MHz	
f _{max}		5.5 V	33	40		22		27		IVITZ	
	CLK Any Q	4.5 V		40	53		80		66	20	
t _{pd}	CLK	Any Q	5.5 V		35	47		71		60	ns
4	ŌĒ	Δπι. Ο	4.5 V		34	47		71		59	
^L en	OE	Any Q	5.5 V		29	39		94		78	ns
		Any Q	4.5 V		18	42		63		53	
τ _t			5.5 V		16	38		57		48	ns

4.8 Operating Characteristics


T_A = 25°C

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance per flip-flop	No load	93	pF


Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated


5 Parameter Measurement Information




PARAM	METER	RL	cL	S1	\$2
	tpzH	1 kΩ	50 pF or	Open	Closed
ten	tpZL	1 K22	150 pF	Closed	Open
t	tpHZ	1 kΩ 50 pF		Open	Closed
tdis	tpLZ	1 K22	50 pr	Closed	Open
t _{pd} or	t _{pd} or t _t		50 pF or 150 pF	Open	Open









VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

- A. C_L includes probe and test-fixture capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_r = 6 ns, t_f = 6 ns.
- D. For clock inputs, fmaxis measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- G. t_{PZL} and t_{PZH} are the same as t_{en} .
- H. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 5-1. Load Circuit and Voltage Waveforms

6 Detailed Description

6.1 Overview


These octal edge-triggered D-type flip-flops feature 3-state outputs designed specifically for bus driving. The 'HCT574 devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight flip-flops enter data on the low-to-high transition of the clock (CLK) input.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect the internal operations of the flip-flops. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

6.2 Functional Block Diagram



To Seven Other Channels

6.3 Device Functional Modes

Table 6-1. Function Table (Each Flip-Flop)

	OUTPUT				
ŌĒ	CLK	D	Q		
L	↑	Н	Н		
L	1	L	L		
L	H or L	Х	Q ₀		
Н	Х	Х	Z		



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1µF capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1µF and 1µF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

7.2 Layout

7.2.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must never be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC}, whichever makes more sense for the logic function or is more convenient.

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision G (July 2022) to Revision H (August 2024)	Page
•	Added DGS package to Device Information table, Pin Configuration and Functions section, and Therma	1 /
	Information table	1
•	Added package size to Device Information table	1
	Added Application and Implementation section	
	bb and a bar a series	_

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: SN54HCT574 SN74HCT574



www.ti.com 2-Dec-2024

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74HCT574DBR	ACTIVE	SSOP	DB	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT574	Samples
SN74HCT574DGSR	ACTIVE	VSSOP	DGS	20	5000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	HT574	Samples
SN74HCT574DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85	HCT574	
SN74HCT574DWR	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT574	Samples
SN74HCT574DWRG4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT574	Samples
SN74HCT574N	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT574N	Samples
SN74HCT574NE4	ACTIVE	PDIP	N	20	20	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 85	SN74HCT574N	Samples
SN74HCT574NSR	ACTIVE	SOP	NS	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HCT574	Samples
SN74HCT574PW	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HT574	
SN74HCT574PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HT574	Samples
SN74HCT574PWT	OBSOLETE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85	HT574	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

www.ti.com 2-Dec-2024

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT574DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74HCT574DGSR	VSSOP	DGS	20	5000	330.0	16.4	5.4	5.4	1.45	8.0	16.0	Q1
SN74HCT574DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT574DWR	SOIC	DW	20	2000	330.0	24.4	10.9	13.3	2.7	12.0	24.0	Q1
SN74HCT574NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT574NSR	so	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74HCT574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74HCT574PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1



www.ti.com 25-Sep-2024



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT574DBR	SSOP	DB	20	2000	356.0	356.0	35.0
SN74HCT574DGSR	VSSOP	DGS	20	5000	353.0	353.0	32.0
SN74HCT574DWR	SOIC	DW	20	2000	356.0	356.0	41.0
SN74HCT574DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74HCT574NSR	so	NS	20	2000	367.0	367.0	45.0
SN74HCT574NSR	so	NS	20	2000	367.0	367.0	45.0
SN74HCT574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
SN74HCT574PWR	TSSOP	PW	20	2000	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN74HCT574N	N	PDIP	20	20	506	13.97	11230	4.32
SN74HCT574NE4	N	PDIP	20	20	506	13.97	11230	4.32





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-150.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated