SLLS100A - JUNE 1984 - REVISED MAY 1995

- Bidirectional Transceiver
- Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-422-B and ITU Recommendation V.11
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- 3-State Driver and Receiver Outputs
- Individual Driver and Receiver Enables
- Wide Positive and Negative Input/Output Bus Voltage Ranges
- Driver Output Capability . . . ±60 mA Max
- Thermal-Shutdown Protection
- Driver Positive- and Negative-Current Limiting
- Receiver Input Impedance . . . 12 kΩ Min
- Receiver Input Sensitivity . . . ±200 mV
- Receiver Input Hysteresis . . . 50 mV Typ
- Operates From Single 5-V Supply
- Low Power Requirements

#### 

#### description

The SN75176A differential bus transceiver is a monolithic integrated circuit designed for bidirectional data communication on multipoint bus-transmission lines. It is designed for balanced transmission lines and meets ANSI Standard EIA/TIA-422-B and ITU Recommendation V.11.

The SN75176A combines a 3-state differential line driver and a differential input line receiver, both of which operate from a single 5-V power supply. The driver and receiver have active-high and active-low enables, respectively, that can be externally connected together to function as a direction control. The driver differential outputs and the receiver differential inputs are connected internally to form differential input/output (I/O) bus ports that are designed to offer minimum loading to the bus whenever the driver is disabled or  $V_{\rm CC}=0$ . These ports feature wide positive and negative common-mode voltage ranges making the device suitable for party-line applications.

The driver is designed to handle loads up to 60 mA of sink or source current. The driver features positive- and negative-current limiting and thermal shutdown for protection from line fault conditions. Thermal shutdown is designed to occur at a junction temperature of approximately 150°C. The receiver features a minimum input impedance of 12 k $\Omega$ , an input sensitivity of  $\pm 200$  mV, and a typical input hysteresis of 50 mV.

The SN75176A can be used in transmission-line applications employing the SN75172 and SN75174 quadruple differential line drivers and SN75173 and SN75175 quadruple differential line receivers.

The SN75176A is characterized for operation from 0°C to 70°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Function Tables**

#### **DRIVER**

INPUT	ENABLE	OUTPUTS			
D	DE	Α	В		
Н	Н	Н	L		
L	Н	L	Н		
Х	L	Z	Z		

#### **RECEIVER**

DIFFERENTIAL INPUTS A – B	ENABLE RE	OUTPUT R
V <sub>ID</sub> ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
$V_{ID} \le -0.2 V$	L	L
X	Н	Z
Open	L	?


H = high level, L = low level, ? = indeterminate,

# logic symbol†

# 


# <sup>†</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

## logic diagram (positive logic)



X = irrelevant, Z = high impedance (off)

#### schematics of inputs and outputs



#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Voltage range at any bus terminal	10 V to 15 V
Enable input voltage, V <sub>I</sub>	5.5 V
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stg</sub>	– 65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values, except differential input/output bus voltage, are with respect to network ground terminal.

#### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 105°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	261 mW
Р	1100 mW	8.8 mW/°C	704 mW	396 mW

### SN75176A DIFFERENTIAL BUS TRANSCEIVER

SLLS100A – JUNE 1984 – REVISED MAY 1995

### recommended operating conditions

		MIN	TYP	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.75	5	5.25	V
Voltage at any bus terminal (separa	tely or common mode), V <sub>I</sub> or V <sub>IC</sub>	-7		12	V
High-level input voltage, V <sub>IH</sub>					
Low-level input voltage, V <sub>IL</sub>	D, DE, and RE			0.8	V
Differential input voltage, V <sub>ID</sub> (see	Note 2)			±12	V
Lligh lovel output ourrent love	Driver			-60	mA
High-level output current, IOH	Receiver			-400	μΑ
Law layed output ourrent In-	Driver			60	A
Low-level output current, IOL Receiver 8					mA
Operating free-air temperature, T <sub>A</sub> 0 70					°C

NOTE 2: Differential-input/output bus voltage is measured at the noninverting terminal A with respect to the inverting terminal B.



#### **DRIVER SECTION**

### electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT	
٧ <sub>IK</sub>	Input clamp voltage	$I_{ } = -18 \text{ mA}$				-1.5	V	
Vон	High-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -33 mA	V <sub>IL</sub> = 0.8 V,		3.7		٧	
VOL	Low-level output voltage	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = 33 mA	V <sub>IL</sub> = 0.8 V,		1.1		٧	
VOD1	Differential output voltage	IO = 0				2V <sub>OD2</sub>	V	
IVonal	Differential output voltage	$R_L = 100 \Omega$ ,	See Figure 1	2	2.7		V	
IV <sub>OD2</sub> I	Differential output voltage	$R_L = 54 \Omega$ ,	See Figure 1	1.5	2.4		V	
Δ V <sub>OD </sub>	Change in magnitude of differential output voltage‡				±0.2	V		
Voc	Common-mode output voltage§	$R_L = 54 \Omega$ or 100 See Figure 1			3	V		
Δ VOC	Change in magnitude of common-mode output voltage ‡					±0.2	V	
1-	Outro de come est	Output disabled,	V <sub>O</sub> = 12 V			1	А	
Ю	Output current	See Note 3	V <sub>O</sub> = -7 V			-0.8	mA	
lн	High-level input current	V <sub>I</sub> = 2.4 V				20	μА	
I <sub>IL</sub>	Low-level input current	V <sub>I</sub> = 0.4 V				-400	μА	
		V <sub>O</sub> = -7 V				-250		
IOS	Short-circuit output current	VO = VCC				250	mA	
		V <sub>O</sub> = 12 V				500		
	Complete company (Askel manufacture)	Nalaad	Outputs enabled		35	50	A	
Icc	Supply current (total package)	No load	Outputs disabled		26	40	mA	

# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST C	TEST CONDITIONS			MAX	UNIT
t <sub>d</sub> (OD)	Differential-output delay time	$R_1 = 60 \Omega$	See Figure 3		40	60	ns
t <sub>t</sub> (OD)	Differential-output transition time	nL = 60 32,	See Figure 3		65	95	ns
<sup>t</sup> PZH	Output enable time to high level	$R_L = 110 \Omega$ ,	See Figure 4		55	90	ns
t <sub>PZL</sub>	Output enable time to low level	$R_L = 110 \Omega$ ,	See Figure 5		30	50	ns
<sup>t</sup> PHZ	Output disable time from high level	$R_L = 110 \Omega$ ,	See Figure 4		85	130	ns
tPLZ	Output disable time from low level	$R_L = 110 \Omega$ ,	See Figure 5		20	40	ns

<sup>†</sup> All typical values are at  $V_{CC}$  = 5 V and  $T_A$  = 25°C. ‡  $\Delta |V_{OD}|$  and  $\Delta |V_{OC}|$  are the changes in magnitude of  $V_{OD}$  and  $V_{OC}$  respectively, that occur when the input is changed from a high level to a low

In ANSI Standard EIA/TIA-422-B, VOC, which is the average of the two output voltages with respect to GND, is called output offset voltage, VOS. NOTE 3: This applies for both power on and off; refer to ANSI Standard EIA/TIA-422-B for exact conditions.

#### **RECEIVER SECTION**

electrical characteristics over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST COI	TEST CONDITIONS				UNIT
V <sub>IT+</sub>	Positive-going input threshold voltage	$V_{O} = 2.7 \text{ V},$	$I_{O} = -0.4 \text{ mA}$			0.2	V
V <sub>IT</sub> _	Negative-going input threshold voltage	$V_O = 0.5 V$ ,	IO = 8 mA	-0.2‡			V
V <sub>hys</sub>	Input hysteresis voltage (V <sub>IT+</sub> - V <sub>IT-</sub> )				50		mV
VIK	Enable clamp voltage	I <sub>I</sub> = -18 mA				-1.5	V
VOH	High-level output voltage	V <sub>ID</sub> = 200 mV, See Figure 2	$I_{OH} = -400 \mu A$ ,	2.7			٧
VOL	Low-level output voltage	V <sub>ID</sub> = -200 mV, See Figure 2	I <sub>OL</sub> = 8 mA,			0.45	٧
loz	High-impedance-state output current	$V_0 = 0.4 \text{ V to } 2.4 \text{ V}$	J			±20	μΑ
ı.	Line input current	Other input = 0 V,	V <sub>I</sub> = 12 V			1	mA
11	Line input current	See Note 3	V <sub>I</sub> = -7 V			-0.8	IIIA
ΙΗ	High-level enable input current	V <sub>IH</sub> = 2.7 V				20	μΑ
I <sub>I</sub> L	Low-level enable input current	V <sub>IL</sub> = 0.4 V				-100	μΑ
rį	Input resistance			12			kΩ
los	Short-circuit output current			-15		-85	mA
loo	Supply current (total package)	No load	Outputs enabled		35	50	mA
ICC	Supply current (total package)	ino load	Outputs disabled		26	40	IIIA

# switching characteristics, $V_{CC}$ = 5 V, $C_L$ = 15 pF, $T_A$ = 25°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output	V <sub>ID</sub> = -1.5 V to 1.5 V, See Figure 6		21	35	ns
t <sub>PHL</sub>	Propagation delay time, high-to-low-level output	V <sub>[D</sub> = -1.5 V to 1.5 V, See Figure 0		23	35	ns
<sup>t</sup> PZH	Output enable time to high level	See Figure 7		10	30	ns
tPZL	Output enable time to low level	See Figure 7		12	30	ns
<sup>t</sup> PHZ	Output disable time from high level	See Figure 7		20	35	ns
t <sub>PLZ</sub>	Output disable time from low level	See Figure 7		17	25	ns



<sup>†</sup> All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. ‡ The algebraic convention, in which the less-positive (more-negative) limit is designated minimum, is used in this data sheet for common-mode input voltage and threshold voltage levels only.

NOTE 3: This applies for both power on and power off. Refer to ANSI Standard EIA/TIA-422-B for exact conditions.

#### PARAMETER MEASUREMENT INFORMATION







Figure 1. Driver VOD and VOC

C<sub>L</sub> = 50 pF (see Note B)  $R_L = 60 \Omega$ Generator Output 50  $\Omega$ (see Note A) 3 V ₹ CL

**TEST CIRCUIT** 


Figure 2. Receiver VOH and VOL



**VOLTAGE WAVEFORMS** 


- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le 6$  ns,  $Z_O = 50 \Omega$ .
  - B. CL includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le 6$  ns,
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 4. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.


Figure 5. Driver Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le$ 
  - B. C<sub>L</sub> includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Voltage Waveforms







NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, 50% duty cycle,  $t_f \le 6$  ns,  $t_f \le$ 


B. CL includes probe and jig capacitance.


Figure 7. Receiver Test Circuit and Voltage Waveforms

#### TYPICAL CHARACTERISTICS











**RECEIVER** 

Figure 10

Figure 11


#### **TYPICAL CHARACTERISTICS**







#### **APPLICATION INFORMATION**



NOTE A: The line should be terminated at both ends in its characteristic impedance (R<sub>T</sub> = Z<sub>O</sub>). Stub lengths off the main line should be kept as short as possible.

Figure 15. Typical Application Circuit







com 23-Apr-2007

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp (3)
SN75176AD	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176ADE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176ADG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176ADR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176ADRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176ADRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN75176AP	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN75176APE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75176ADR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1






#### \*All dimensions are nominal

Ī	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	SN75176ADR	SOIC	D	8	2500	340.5	338.1	20.6

# P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



# D (R-PDSO-G8)

#### PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



# D (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products	Applications	
Audio	www.ti.com/audio	Automotive an

power.ti.com

Au and Transportation www.ti.com/automotive amplifier.ti.com www.ti.com/communications **Amplifiers** Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** Consumer Electronics www.ti.com/consumer-apps www.dlp.com DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial

Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

**OMAP Mobile Processors** www.ti.com/omap **TI E2E Community** e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity

Space, Avionics and Defense

www.ti.com/space-avionics-defense